{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:00:14Z","timestamp":1776931214770,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,11,16]]},"DOI":"10.1145\/3731599.3767535","type":"proceedings-article","created":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T16:18:44Z","timestamp":1762532324000},"page":"1676-1683","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V Vectorization Coverage for HPC: A TSVC-Based Analysis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8623-0469","authenticated-orcid":false,"given":"Hung-Ming","family":"Lai","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan and Lawrence Livermore National Laboratory, Livermore, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4977-814X","authenticated-orcid":false,"given":"Pei-Hung","family":"Lin","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory (LLNL), Livermore, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4229-5735","authenticated-orcid":false,"given":"Maya","family":"Gokhale","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory, Livermore, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4158-3583","authenticated-orcid":false,"given":"Ivy","family":"Peng","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2750-4471","authenticated-orcid":false,"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9919-6258","authenticated-orcid":false,"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,11,15]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2022. RISC-V Vector Extension Web Page (RVV documentation). https:\/\/rvv-isadoc.readthedocs.io\/en\/latest\/index.html#. Revision available online; built with Sphinx and Read the Docs."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Neil Adit and Adrian Sampson. 2022. Performance left on the table: An evaluation of compiler autovectorization for RISC-V. IEEE Micro 42 5 (2022) 41\u201348.","DOI":"10.1109\/MM.2022.3184867"},{"key":"e_1_3_3_2_4_2","unstructured":"Krste Asanovi\u0107 and David\u00a0A Patterson. 2014. Instruction sets should be free: The case for risc-v. EECS Department University of California Berkeley Tech. Rep. UCB\/EECS-2014-146 (2014)."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER51413.2022.00073"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1988.44642"},{"key":"e_1_3_3_2_7_2","volume-title":"Vectorizing compilers: A test suite and results","author":"Callahan David","year":"1988","unstructured":"David Callahan, Jack\u00a0J Dongarra, and David Levine. 1988. Vectorizing compilers: A test suite and results. Argonne National Laboratory."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/PDP66500.2025.00026"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"H\u00a0Carter Edwards Christian\u00a0R Trott and Daniel Sunderland. 2014. Kokkos: Enabling manycore performance portability through polymorphic memory access patterns. Journal of parallel and distributed computing 74 12 (2014) 3202\u20133216.","DOI":"10.1016\/j.jpdc.2014.07.003"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Richard\u00a0D Hornung and Jeffrey\u00a0A Keasler. 2014. The RAJA portability layer: overview and status. (2014).","DOI":"10.2172\/1169830"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3605731.3605904"},{"key":"e_1_3_3_2_12_2","volume-title":"2025 EuroLLVM Developers\u2019 Meeting","author":"Lai Hung-Ming","year":"2025","unstructured":"Hung-Ming Lai, Yan-Rong Pan, and Jenq-Kuen Lee. 2025. Devise Loop Distribution with Scalar Expansion for Enhancing Auto-Vectorization in LLVM. In 2025 EuroLLVM Developers\u2019 Meeting. Berlin, Germany. https:\/\/llvm.org\/devmtg\/2025-04\/slides\/technical_talk\/lai_loop_distribution.pdf"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"e_1_3_3_2_14_2","volume-title":"2024 LLVM Developers\u2019 Meeting","author":"Meijer Sjoerd","year":"2024","unstructured":"Sjoerd Meijer, Madhur Amilkwanthar, and Sebastian Pop. 2024. Loop Vectorisation: a quantitative approach to identify\/evaluate opportunities. In 2024 LLVM Developers\u2019 Meeting. Santa Clara, CA, USA. https:\/\/llvm.org\/devmtg\/2024-10\/slides\/techtalk\/Meijer-Loop-Vectorisation.pdf"},{"key":"e_1_3_3_2_15_2","unstructured":"RISC-V Vector C Intrinsic Task Group. 2025. RISC-V Vector C Intrinsic Specification. https:\/\/github.com\/riscv-non-isa\/rvv-intrinsic-doc\/releases\/tag\/v1.0-ratified. Version v1.0 Ratified."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC62836.2024.10938481"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Nigel Stephens Stuart Biles Matthias Boettcher Jacob Eapen Mbou Eyole Giacomo Gabrielli Matt Horsnell Grigorios Magklis Alejandro Martinez Nathanael Premillieu et\u00a0al. 2017. The ARM scalable vector extension. IEEE micro 37 2 (2017) 26\u201339.","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618831"},{"key":"e_1_3_3_2_19_2","unstructured":"UoB-HPC. 2025. TSVC_2: Updated C version of the Test Suite for Vectorising Compilers. https:\/\/github.com\/UoB-HPC\/TSVC_2. Accessed: 2025-08-16."},{"key":"e_1_3_3_2_20_2","volume-title":"The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA","author":"Waterman Andrew","year":"2025","unstructured":"Andrew Waterman and Krste\u00a0Asanovi\u0107 (eds.). 2025. The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA. RISC-V International. https:\/\/riscv.org\/technical\/specifications\/ Document Version 20250508."}],"event":{"name":"SC Workshops '25: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis","location":"St Louis MO USA","acronym":"SC Workshops '25","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the SC '25 Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3731599.3767535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:32:35Z","timestamp":1767987155000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3731599.3767535"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,15]]},"references-count":19,"alternative-id":["10.1145\/3731599.3767535","10.1145\/3731599"],"URL":"https:\/\/doi.org\/10.1145\/3731599.3767535","relation":{},"subject":[],"published":{"date-parts":[[2025,11,15]]},"assertion":[{"value":"2025-11-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}