{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:03:02Z","timestamp":1776931382737,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,11,16]]},"DOI":"10.1145\/3731599.3767569","type":"proceedings-article","created":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T16:13:44Z","timestamp":1762532024000},"page":"2068-2076","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Bridging FPGA and GPU over PCIe: A Low-Latency Communication Path using AVX-512"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2585-3005","authenticated-orcid":false,"given":"Michele","family":"Martinelli","sequence":"first","affiliation":[{"name":"National Institute for Nuclear Physics (INFN), Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1278-7708","authenticated-orcid":false,"given":"Carlotta","family":"Chiarini","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy and Sapienza University, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5820-1209","authenticated-orcid":false,"given":"Andrea","family":"Biagioni","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2229-149X","authenticated-orcid":false,"given":"Paolo","family":"Cretaro","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics (Currently Unaffiliated), Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8277-1877","authenticated-orcid":false,"given":"Ottorino","family":"Frezza","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9904-2619","authenticated-orcid":false,"given":"Francesca","family":"Lo Cicero","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5909-6508","authenticated-orcid":false,"given":"Alessandro","family":"Lonardo","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7516-9235","authenticated-orcid":false,"given":"Pierpaolo","family":"Perticaroli","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7955-1491","authenticated-orcid":false,"given":"Francesco","family":"Simula","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7137-5254","authenticated-orcid":false,"given":"Luca","family":"Pontisso","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3277-2182","authenticated-orcid":false,"given":"Cristian","family":"Rossi","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4379-4563","authenticated-orcid":false,"given":"Piero","family":"Vicini","sequence":"additional","affiliation":[{"name":"National Institute for Nuclear Physics, Rome, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,11,15]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161019"},{"key":"e_1_3_3_1_3_2","volume-title":"QDMA Subsystem for PCI Express Product Guide (PG302)","year":"2025","unstructured":"AMD. 2025. QDMA Subsystem for PCI Express Product Guide (PG302). Advanced Micro Devices, Inc., San Jose, CA, USA. https:\/\/docs.amd.com\/r\/en-US\/pg302-qdma Rilasciato il 29 maggio 2025."},{"key":"e_1_3_3_1_4_2","volume-title":"DMA\/Bridge Subsystem for PCI Express (PG195)","author":"(Xilinx) AMD","year":"2022","unstructured":"AMD (Xilinx). 2022. DMA\/Bridge Subsystem for PCI Express (PG195). Advanced Micro Devices, Inc., San Jose, CA, USA. https:\/\/www.amd.com\/content\/dam\/xilinx\/support\/documents\/ip_documentation\/xdma\/v4_1\/pg195-pcie-dma.pdf Xilinx IP documentation."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD64264.2024.00021"},{"key":"e_1_3_3_1_6_2","unstructured":"Raoul Bhoedjang Tim R\u00fchl and Henri\u00a0E. Bal. 2000. Design Issues for User-Level Network Interface Protocols on Myrinet. https:\/\/api.semanticscholar.org\/CorpusID:2279099"},{"key":"e_1_3_3_1_7_2","first-page":"973","volume-title":"Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920)","author":"Brunella Marco\u00a0Spaziani","year":"2020","unstructured":"Marco\u00a0Spaziani Brunella, Giacomo Belocchi, Marco Bonola, Salvatore Pontarelli, Giuseppe Siracusano, Giuseppe Bianchi, Aniello Cammarano, Alessandro Palumbo, Luca Petrucci, and Roberto Bifulco. 2020. hXDP: Efficient Software Packet Processing on FPGA NICs. In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201920). USENIX Association, 973\u2013990. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/brunella"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCEIC59030.2023.10271102"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/CITS58301.2023.10188786"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507742"},{"key":"e_1_3_3_1_11_2","volume-title":"Linux Kernel Documentation v6.0: PCI \u2013 sysfs interface","author":"Community The Linux\u00a0Kernel","year":"2022","unstructured":"The Linux\u00a0Kernel Community. 2022. Linux Kernel Documentation v6.0: PCI \u2013 sysfs interface. https:\/\/www.kernel.org\/doc\/html\/v6.0\/PCI\/sysfs-pci.html Accessed: 2025-06-24."},{"key":"e_1_3_3_1_12_2","volume-title":"Linux Kernel Documentation: VFIO Virtual Function I\/O","author":"Community The Linux\u00a0Kernel","year":"2022","unstructured":"The Linux\u00a0Kernel Community. 2022. Linux Kernel Documentation: VFIO Virtual Function I\/O. https:\/\/www.kernel.org\/doc\/html\/latest\/driver-api\/vfio.html Accessed: 2025-06-24."},{"key":"e_1_3_3_1_13_2","volume-title":"Linux Kernel Documentation: Writing a UIO Driver","author":"Community The Linux\u00a0Kernel","year":"2022","unstructured":"The Linux\u00a0Kernel Community. 2022. Linux Kernel Documentation: Writing a UIO Driver. https:\/\/www.kernel.org\/doc\/html\/latest\/driver-api\/uio-howto.html Accessed: 2025-06-24."},{"key":"e_1_3_3_1_14_2","unstructured":"NVIDIA Corporation. [n. d.]. GPUDirect RDMA. https:\/\/docs.nvidia.com\/cuda\/pdf\/GPUDirect_RDMA.pdf. Accessed: 2025-06-03."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.125"},{"key":"e_1_3_3_1_16_2","unstructured":"Mark Harris. 2013. Unified Memory in CUDA 6. NVIDIA Developer Blog. https:\/\/developer.nvidia.com\/blog\/unified-memory-in-cuda-6\/."},{"key":"e_1_3_3_1_17_2","unstructured":"Intel Corporation. 2021. Intrinsics for Intel\u00ae Advanced Vector Extensions 512 (Intel\u00ae AVX\u2011512) Instructions. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/cpp-compiler\/developer-guide-reference\/2021-8\/intrinsics-for-avx-512-instructions.html. Accessed: 2025-07-07."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2015.7255219"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446696"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3713082.3730389"},{"key":"e_1_3_3_1_21_2","unstructured":"Mellanox. [n. d.]. libibverbs - GPU Direct RDMA library. https:\/\/github.com\/gpudirect\/libibverbs Accessed: 2025-06-16."},{"key":"e_1_3_3_1_22_2","volume-title":"Mellanox Adapters Programmer\u2019s Reference Manual (PRM)","author":"Technologies Mellanox","year":"2016","unstructured":"Mellanox Technologies. 2016. Mellanox Adapters Programmer\u2019s Reference Manual (PRM). https:\/\/network.nvidia.com\/files\/doc-2020\/ethernet-adapters-programming-manual.pdf Accessed: 2025-06-05."},{"key":"e_1_3_3_1_23_2","unstructured":"MVAPICH. [n. d.]. OSU Micro-Benchmarks. https:\/\/mvapich.cse.ohio-state.edu\/benchmarks\/ Accessed: 2025-06-16."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_3_1_25_2","unstructured":"Open MPI Community. 2025. The OpenMPI Project. https:\/\/www.open-mpi.org\/. Accessed: 2025-07-07."},{"key":"e_1_3_3_1_26_2","unstructured":"Anastasiia Ruzhanskaia Pengcheng Xu David Cock and Timothy Roscoe. 2024. Rethinking Programmed I\/O for Fast Devices Cheap Cores and Coherent Interconnects. arXiv preprint arXiv:2409.08141 (2024)."},{"key":"e_1_3_3_1_27_2","first-page":"1005","volume-title":"Proceedings of the 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201923)","author":"Sadok Hugo","year":"2023","unstructured":"Hugo Sadok, Nirav Atre, Zhipeng Zhao, Daniel\u00a0S. Berger, James\u00a0C. Hoe, Aurojit Panda, Justine Sherry, and Ren Wang. 2023. Enso: A Streaming Interface for NIC-Application Communication. In Proceedings of the 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201923) (Boston, MA). USENIX Association, 1005\u20131025. https:\/\/www.usenix.org\/conference\/osdi23\/presentation\/sadok"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3617232.3624868"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2014.7116873"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFTIC64248.2024.10913397"}],"event":{"name":"SC Workshops '25: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis","location":"St Louis MO USA","acronym":"SC Workshops '25","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the SC '25 Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3731599.3767569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:30:34Z","timestamp":1767987034000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3731599.3767569"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,15]]},"references-count":29,"alternative-id":["10.1145\/3731599.3767569","10.1145\/3731599"],"URL":"https:\/\/doi.org\/10.1145\/3731599.3767569","relation":{},"subject":[],"published":{"date-parts":[[2025,11,15]]},"assertion":[{"value":"2025-11-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}