{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T09:08:01Z","timestamp":1781255281186,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62271300,12141107"],"award-info":[{"award-number":["62271300,12141107"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Science and Technology Plan Project","award":["24DP1501100,24DP1500600"],"award-info":[{"award-number":["24DP1501100,24DP1500600"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,13]]},"DOI":"10.1145\/3735452.3735526","type":"proceedings-article","created":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T15:11:16Z","timestamp":1749827476000},"page":"51-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0764-0621","authenticated-orcid":false,"given":"Siyi","family":"Xu","sequence":"first","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7034-5780","authenticated-orcid":false,"given":"Limin","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3538-4676","authenticated-orcid":false,"given":"Yintao","family":"Liu","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2813-3448","authenticated-orcid":false,"given":"Yihao","family":"Shen","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3240-7900","authenticated-orcid":false,"given":"Yi","family":"Shi","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3713-8671","authenticated-orcid":false,"given":"Shan","family":"Cao","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8522-5721","authenticated-orcid":false,"given":"Zhiyuan","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ACELab-SHU. 2025. LCTES-25-Artifact. [Online]. Available: https:\/\/github.com\/ACELab-SHU\/LCTES-25-Artifact"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218496"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.2307\/2003354"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Architecture","author":"Hennessy John L","year":"1999","unstructured":"John L Hennessy and David A Patterson. 2011. Computer Architecture, Fifth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 340 Pine Street, Sixth Floor, San Francisco, CA, USA. https:\/\/dl.acm.org\/doi\/10.5555\/1999263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3547276.3548518"},{"key":"e_1_3_2_1_9_1","volume-title":"Introduction to Intel Advanced Vector Extensions. Intel white paper, 23","author":"Lomont Chris","year":"2011","unstructured":"Chris Lomont. 2011. Introduction to Intel Advanced Vector Extensions. Intel white paper, 23 (2011), 1\u201321. https:\/\/hpc.llnl.gov\/sites\/default\/files\/intelAVXintro.pdf"},{"key":"e_1_3_2_1_10_1","volume-title":"Third Workshop on Computer Architecture Research with RISC-V (CARRV). 1, 6. https:\/\/people.bu.edu\/joshi\/files\/tflowlite-carrv-2019","author":"Louis Marcia Sahaya","year":"2019","unstructured":"Marcia Sahaya Louis, Zahra Azad, Leila Delshadtehrani, Suyog Gupta, Pete Warden, Vijay Janapa Reddi, and Ajay Joshi. 2019. Towards deep learning using TensorFlow Lite on RISC-V. In Third Workshop on Computer Architecture Research with RISC-V (CARRV). 1, 6. https:\/\/people.bu.edu\/joshi\/files\/tflowlite-carrv-2019.pdf"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"e_1_3_2_1_12_1","unstructured":"NEC Corporation. 2018. SX-Aurora TSUBASA Architecture Guide Revision 1.1. [Online]. Available: https:\/\/sxauroratsubasa.sakura.ne.jp\/documents\/guide\/pdfs\/Aurora_ISA_guide.pdf"},{"key":"e_1_3_2_1_13_1","unstructured":"OpenMathLib. [n. d.]. OpenBLAS. GitHub. [Online]. Available:. https:\/\/github.com\/OpenMathLib\/OpenBLAS"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188238"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"e_1_3_2_1_18_1","unstructured":"Spike. [n. d.]. Spike: RISC-V ISA Simulator. GitHub. [Online]. Available:. https:\/\/github.com\/riscv\/riscv-isa-sim"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","unstructured":"Siyi Xu Limin Jiang Yintao Liu Yihao Shen Yi Shi Shan Cao and Zhiyuan Jiang. 2025. (Artifact) Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP). https:\/\/doi.org\/10.5281\/zenodo.15291421 10.5281\/zenodo.15291421","DOI":"10.5281\/zenodo.15291421"}],"event":{"name":"LCTES '25: 26th ACM SIGPLAN\/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Seoul Republic of Korea","acronym":"LCTES '25","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 26th ACM SIGPLAN\/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3735452.3735526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T07:12:23Z","timestamp":1752649943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3735452.3735526"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,13]]},"references-count":20,"alternative-id":["10.1145\/3735452.3735526","10.1145\/3735452"],"URL":"https:\/\/doi.org\/10.1145\/3735452.3735526","relation":{},"subject":[],"published":{"date-parts":[[2025,6,13]]},"assertion":[{"value":"2025-06-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}