{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:32:59Z","timestamp":1780673579238,"version":"3.54.1"},"reference-count":131,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T00:00:00Z","timestamp":1749081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research","doi-asserted-by":"crossref","award":["16ME0800K, and 16ME0454"],"award-info":[{"award-number":["16ME0800K, and 16ME0454"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,7,31]]},"abstract":"<jats:p>With increasingly complex circuits and systems, the need for advanced design methodologies is growing. These methodologies shift the designers\u2019 focus from technology-specific implementations to more abstract electronic system design (ESL). SystemC was developed to address this need. Being an open standard based on C++, SystemC facilitates hardware and software modeling across multiple levels of abstraction, with a particular emphasis on ESL. It is further enhanced by including the transaction-level modeling (TLM) layer, strengthening its capability to model communication between components, and even full-system simulators. Traditionally, SystemC\/TLM has been deployed to provide hardware prototypes for software development early in the design process. However, surveys and literature reviews showing other capabilities of SystemC\/TLM are scarce. Hence, it is essential to explore SystemC\/TLM\u2019s new capabilities in different domains such as in-circuit fault propagation, security assessment, and verification. In this article, we conduct a systematic mapping study (SMS) of SystemC\/TLM modeling capabilities in certain research domains. We elaborate on the state-of-the-art ESL with an emphasis on SystemC\/TLM-based system modeling. Subsequently, we present how such technologies can be applied to the new research domains within the field of circuit and system modeling, namely: (D.1) architecture exploration, (D.2) power estimation, (D.3) fault-injection analysis, (D.4) functional and security verification, and (D.5) side-channel analysis. This SMS highlights the advantages and disadvantages of the investigated SystemC\/TLM capabilities and addresses the open challenges in these domains, concluding that SystemC\/TLM offers significant potential in performance evaluation, verification, and security assessment of circuits and systems at ESL.<\/jats:p>","DOI":"10.1145\/3735641","type":"journal-article","created":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T11:02:51Z","timestamp":1747134171000},"page":"1-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Systematic Mapping Study on SystemC\/TLM Modeling Capabilities in New Research Domains"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-5528-7872","authenticated-orcid":false,"given":"Ahmed","family":"Mahmoudi","sequence":"first","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5031-2430","authenticated-orcid":false,"given":"Andrija","family":"Ne\u0161kovi\u0107","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2354-1616","authenticated-orcid":false,"given":"Celine","family":"Thermann","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6893-1336","authenticated-orcid":false,"given":"Robin","family":"Sehm","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0690-9231","authenticated-orcid":false,"given":"Christoph","family":"H\u00fcbner","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4909-0178","authenticated-orcid":false,"given":"Tavia","family":"Plattenteich","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9800-2391","authenticated-orcid":false,"given":"Rolf","family":"Meyer","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9413-2078","authenticated-orcid":false,"given":"Rainer","family":"Buchty","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1911-756X","authenticated-orcid":false,"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7380-5270","authenticated-orcid":false,"given":"Saleh","family":"Mulhem","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,5]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"David Cabanis. 2008. SystemC Tutorial: Threads Methods and sc_spawn. Retrieved from https:\/\/sclive.wordpress.com\/2008\/01\/10\/systemc-tutorial-threads-methods-and-sc_spawn\/"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","unstructured":"IEEE Standards Association and others. 2023. IEEE Standard for Standard SystemC\u00ae Language Reference Manual. IEEE Std 1666-2023 (Revision of IEEE Std 1666-2011) (2023) 1\u2013618. DOI:10.1109\/IEEESTD.2023.10246125","DOI":"10.1109\/IEEESTD.2023.10246125"},{"key":"e_1_3_1_4_2","unstructured":"James Aldis Marcelo Montoreano Tim Kogel Bill Bunton David C. Black Mike Meredith and John Aynsley. 2007. Requirements Specification for TLM 2.0. Technical Report. Accellera Systems Initiative. Version 1.1."},{"key":"e_1_3_1_5_2","unstructured":"Accellera Systems Initiative. 2024. SystemC Projects. Retrieved from https:\/\/systemc.org\/resources\/projects\/#virtual-platforms-and-virtual-prototypes"},{"key":"e_1_3_1_6_2","unstructured":"Thilo V\u00f6rtler Stephan Gerth Bas Arts Martin Barnasconi and Lynn Garibaldi. 2023. Constrained RAndom Verification Enviroment (CRAVE). Retrieved from https:\/\/github.com\/accellera-official\/crave"},{"key":"e_1_3_1_7_2","unstructured":"Accellera Systems Initiative. 2025. SystemC Overview. Retrieved from https:\/\/systemc.org\/overview\/systemc\/"},{"key":"e_1_3_1_8_2","unstructured":"Accellera Systems Initiative. 2025. SystemC Transaction Level Modeling (TLM). Retrieved from https:\/\/systemc.org\/overview\/systemc-tlm\/"},{"key":"e_1_3_1_9_2","unstructured":"Antmicro. 2024. Renode - an open source simulation framework for complex embedded systems. Retrieved from https:\/\/renode.io\/"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Emad M. Arasteh and Rainer D\u00f6mer. 2024. Fast loosely-timed deep neural network models with accurate memory contention. ACM Trans. Embed. Comput. Syst. 23 5 (August 2024). DOI:10.1145\/3607548","DOI":"10.1145\/3607548"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546686"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC62099.2024.10767800"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342178"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3187810"},{"key":"e_1_3_1_15_2","unstructured":"Georg T. Becker Jim Cooper Elizabeth K. DeMulder Gilbert Goodwill Joshua Jaffe Gary Kenworthy T. Kouzminov Andrew J. Leiserson Mark E. Marson Pankaj Rohatgi and Sami Saab. 2013. Test Vector Leakage Assessment (TVLA) methodology in practice. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:28168779"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"e_1_3_1_17_2","unstructured":"Fabrice Bellard. 2005. QEMU a fast and portable dynamic translator. In USENIX Annual Technical Conference FREENIX Track California USA 10\u20135555."},{"key":"e_1_3_1_18_2","doi-asserted-by":"crossref","unstructured":"Alfredo Benso and Paolo Prinetto. 2003. Fault injection techniques and tools for embedded systems reliability evaluation. Springer Science & Business Media.","DOI":"10.1007\/b105828"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-007-0044-z"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven K. Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R. Hower Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib Nilay Vaish Mark D. Hill and David A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39 2 (August 2011) 1\u20137. DOI:10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_1_21_2","unstructured":"Jeremy Blackstone Wei Hu Alric Althoff Armaiti Ardeshiricham Lu Zhang and Ryan Kastner. 2020. A Unified Model for Gate Level Propagation Analysis. CoRR abs\/2012.02791 (2020). Retrieved from https:\/\/arxiv.org\/abs\/2012.02791"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658257"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3488932.3517415"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3300189.3300192"},{"key":"e_1_3_1_25_2","volume-title":"NVDLA Virtual Platform","author":"Corporation NVIDIA","year":"2025","unstructured":"NVIDIA Corporation. 2025. NVDLA Virtual Platform. Retrieved from https:\/\/nvdla.org\/vp.html. Accessed: 03-02-2025."},{"key":"e_1_3_1_26_2","unstructured":"CProver. 2025. Hardware Model Checking: Sequential Equivalence. Retrieved from http:\/\/www.cprover.org\/hardware\/sequential-equivalence\/. Accessed: 21-02-2025."},{"key":"e_1_3_1_27_2","unstructured":"Guillaume Delbergue Mark Burton Frederic Konrad Bertrand Le Gal and Christophe J\u00e9go. 2016. QBox: An industrial solution for virtual platform simulation using QEMU and SystemC TLM-2.0. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:113405374"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2016.2617284"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Jaroslav Erdelyi Dominik Macko and Katarina Jelemenska. 2020. PESL: System-level estimation of power-management effect on dynamic energy consumption. Electronics 9 8 (2020). DOI:10.3390\/electronics9081313","DOI":"10.3390\/electronics9081313"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","unstructured":"Johannes Feldmann Kira Kraft Lukas Steiner Norbert Wehn and Matthias Jung. 2020. Fast and accurate DRAM simulation: Can we further accelerate it? In 2020 Design Automation & Test in Europe Conference & Exhibition (DATE). 364\u2013369. 10.23919\/DATE48585.2020.9116275","DOI":"10.23919\/DATE48585.2020.9116275"},{"key":"e_1_3_1_31_2","unstructured":"Luca Fossati. 2010. IP-SOC 2010 TLM 2.0 Standard into action: Designing efficient processor simulator. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:39166908"},{"key":"e_1_3_1_32_2","volume-title":"DVCON Proceedings","author":"Foster Harry D.","year":"2016","unstructured":"Harry D. Foster. 2016. Trends in functional verification: A 2016 industry study. In DVCON Proceedings."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807731"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406550"},{"key":"e_1_3_1_35_2","unstructured":"Antonio Genov Loic Leconte and Fran\u00e7ois Verdier. 2020. Mixed electronic system level power\/performance estimation using systemC\/TLM2.0 modeling and PwClkARCH library. In Design and Verification Conference and Exhibition (DVCON). Conf\u00e9rence en virtuelle France 9. https:\/\/hal.science\/hal-02950521"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665464"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6666-0_2"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629446"},{"key":"e_1_3_1_39_2","unstructured":"Ali Habibi. 2005. A framework for system level verification: The systemc case. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:34338577"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376356"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897961"},{"key":"e_1_3_1_42_2","unstructured":"Paula Herber and Bettina H\u00fcnnemeyer. 2014. Formal verification of systemC designs using the BLAST software model checker. In Proceedings of the 7th International Workshop on Model-based Architecting and Construction of Embedded Systems co-located with ACM\/IEEE 17th International Conference on Model Driven Engineering Languages and Systems (MoDELS 2014) Valencia Spain September 30th 2014 (CEUR Workshop Proceedings Vol. 1250) Florian Noyrit Susanne Graf and Iulia Dragomir (Eds.). CEUR-WS.org 44\u201353. https:\/\/ceur-ws.org\/Vol-1250\/paper6.pdf"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","unstructured":"Vladimir Herdt and Rolf Drechsler. 2021. Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation verification and challenges. Science China Information Sciences 65 1 (2021) 110201. 10.1007\/s11432-020-3308-4","DOI":"10.1007\/s11432-020-3308-4"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116522"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2018.8524047"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744927"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967016"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2846638"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2017.7939674"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578930"},{"key":"e_1_3_1_51_2","volume-title":"SystemC Configuration, Control & Inspection (CCI) Working Group","author":"Initiative Accellera Systems","year":"2024","unstructured":"Accellera Systems Initiative. 2024. SystemC Configuration, Control & Inspection (CCI) Working Group. Retrieved from https:\/\/www.accellera.org\/activities\/working-groups\/systemc-cci. Accessed: 27-05-2024."},{"key":"e_1_3_1_52_2","unstructured":"International Organization for Standardization. 2018. ISO 26262 road vehicles functional safety. https:\/\/www.iso.org\/publication\/PUB200262.html. Accessed: 2024-05-22."},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","unstructured":"Yangqing Jia Evan Shelhamer Jeff Donahue Sergey Karayev Jonathan Long Ross Girshick Sergio Guadarrama and Trevor Darrell. 2014. Caffe: Convolutional architecture for fast feature embedding. In Proceedings of the 22nd ACM International Conference on Multimedia (MM\u201914). Association for Computing Machinery Orlando Florida USA 675\u2013678. DOI:10.1145\/2647868.2654889","DOI":"10.1145\/2647868.2654889"},{"key":"e_1_3_1_54_2","unstructured":"Matthias Jung Mohammadsadegh Sadri and Norbert Wehn. 2013. Virtual platforms for fast memory subsystem exploration using gem5 and TLM2.0. In Proceedings of the Ninth International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES13) Academia Press Ghent Belgium 153\u2013156."},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","unstructured":"Matthias Jung and Norbert Wehn. 2015. Coupling gem5 with systemC TLM 2.0 virtual platforms. In gem5 User Workshop International Symposium on Computer Architecture (ISCA). DOI:10.13140\/RG.2.2.31607.21925","DOI":"10.13140\/RG.2.2.31607.21925"},{"key":"e_1_3_1_56_2","unstructured":"Barbara Kitchenham and Stuart Charters. 2007. Guidelines for performing systematic literature reviews in software engineering. Technical Report. Keele University and University of Durham. https:\/\/legacyfileshare.elsevier.com\/promis_misc\/525444systematicreviewsguide.pdf"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","unstructured":"Brucek Khailany Evgeni Khmer Rangharajan Venkatesan Jason Clemons Joel S. Emer Matthew Fojtik Alicia Klinefelter Michael Pellauer Nathaniel Pinckney Yakun Sophia Shao Shreesha Srinath Christopher Torng Sam (Likun) Xi Yanqing Zhang and Brian Zimmer. 2018. A modular digital VLSI flow for high-productivity SoC design. In Proceedings of the 55th Annual Design Automation Conference (DAC\u201918) Association for Computing Machinery San Francisco California. DOI:10.1145\/3195970.3199846","DOI":"10.1145\/3195970.3199846"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626200"},{"key":"e_1_3_1_59_2","volume-title":"Dependable Computing and Fault-Tolerant Systems","author":"Laprie J.","year":"1992","unstructured":"J. Laprie, Algirdas Avizienis, and Hermann Kopetz. 1992. Dependability: Basic concepts and terminology. In Dependable Computing and Fault-Tolerant Systems. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:7997165"},{"key":"e_1_3_1_60_2","unstructured":"Hoang M Le and Rolf Drechsler. 2014. CRAVE 2.0: The next generation constrained random stimuli generator for SystemC. DVCon Europe (2014)."},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714927"},{"key":"e_1_3_1_62_2","first-page":"1160","volume-title":"2016 Design, Automation Test in Europe Conference Exhibition (DATE\u201916)","author":"Le Hoang M.","year":"2016","unstructured":"Hoang M. Le, Vladimir Herdt, Daniel Gro\u00dfe, and Rolf Drechsler. 2016. Towards formal verification of real-world SystemC TLM peripheral models\u2014a case study. In 2016 Design, Automation Test in Europe Conference Exhibition (DATE\u201916). 1160\u20131163."},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741950"},{"key":"e_1_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176558"},{"key":"e_1_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1145\/3092893.3092895"},{"key":"e_1_3_1_67_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116384"},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357256"},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297363"},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","unstructured":"Bin Lin and Fei Xie. 2020. A systematic investigation of state-of-the-art systemC verification. Journal of Circuits Systems and Computers 29 15 (2020) 2030013. DOI:10.1142\/S0218126620300135","DOI":"10.1142\/S0218126620300135"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428006"},{"key":"e_1_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579895.3579935"},{"key":"e_1_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344612"},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70234"},{"key":"e_1_3_1_75_2","doi-asserted-by":"publisher","unstructured":"Hassen Mestiri Imen Barraj Mouna Bedoui and Mohsen Machhout. 2024. An ASCON AOP-systemC environment for security fault analysis. Symmetry 16 3 (2024). DOI:10.3390\/sym16030348","DOI":"10.3390\/sym16030348"},{"key":"e_1_3_1_76_2","unstructured":"MINRES Technologies. 2024. DBT-RISE. Retrieved May 28 2024 from https:\/\/www.minres.com\/work\/dbt-rise\/"},{"key":"e_1_3_1_77_2","unstructured":"Eyck Jentzsch Stas and Eyck-Alexander Jentzsch. 2024. HIFIVE1-VP. Retrieved May 28 2024 from https:\/\/github.com\/Minres\/HIFIVE1-VP"},{"key":"e_1_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374971"},{"key":"e_1_3_1_79_2","first-page":"1","volume-title":"2009 Forum on Specification & Design Languages (FDL\u201909)","author":"Mont\u00f3n M\u00e0rius","year":"2009","unstructured":"M\u00e0rius Mont\u00f3n, Jordi Carrabina, and Mark Burton. 2009. Mixed simulation kernels for high performance virtual platforms. In 2009 Forum on Specification & Design Languages (FDL\u201909). 1\u20136."},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927198"},{"key":"e_1_3_1_81_2","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3138858"},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342081"},{"key":"e_1_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243490"},{"key":"e_1_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323687"},{"key":"e_1_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818374"},{"key":"e_1_3_1_86_2","doi-asserted-by":"publisher","unstructured":"Gereon Onnebrink Stefan Sch\u00fcrmans Florian Walbroel Rainer Leupers Gerd Ascheid Xiaotao Chen and YwhPyng Harn. 2016. Black box power estimation for digital signal processors using virtual platforms. In Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO\u201916). Association for Computing Machinery Prague Czech Republic. DOI:10.1145\/2852339.2852345","DOI":"10.1145\/2852339.2852345"},{"key":"e_1_3_1_87_2","doi-asserted-by":"publisher","unstructured":"Kai Petersen Sairam Vakkalanka and Ludwik Kuzniarz. 2015. Guidelines for conducting systematic mapping studies in software engineering: An update. Information and Software Technology 64 (2015) 1\u201318. 10.1016\/j.infsof.2015.03.007","DOI":"10.1016\/j.infsof.2015.03.007"},{"key":"e_1_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530604"},{"key":"e_1_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088527"},{"key":"e_1_3_1_90_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2014.6950127"},{"key":"e_1_3_1_91_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3400685"},{"key":"e_1_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095559"},{"key":"e_1_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294821"},{"key":"e_1_3_1_94_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"e_1_3_1_95_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"e_1_3_1_96_2","volume-title":"Workshop on Open-Source Design Automation","author":"Schl\u00e4gl Manfred","year":"2024","unstructured":"Manfred Schl\u00e4gl, Christoph Hazott, and Daniel Gro\u00dfe. 2024. RISC-V VP++: Next generation open-source virtual prototype. In Workshop on Open-Source Design Automation."},{"key":"e_1_3_1_97_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"e_1_3_1_98_2","doi-asserted-by":"publisher","unstructured":"Tobias Schneider and Amir Moradi. 2016. Leakage assessment methodology. Journal of Cryptographic Engineering 6 (June 2016) 85\u201399. DOI:10.1007\/s13389-016-0120-y","DOI":"10.1007\/s13389-016-0120-y"},{"key":"e_1_3_1_99_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363698"},{"key":"e_1_3_1_101_2","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951886"},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045132"},{"key":"e_1_3_1_103_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-020-00233-8"},{"key":"e_1_3_1_104_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"e_1_3_1_105_2","unstructured":"RISC-V Software. 2024. RISC-V ISA Simulator (Spike). Retrieved from https:\/\/github.com\/riscv-software-src\/riscv-isa-sim. Accessed: 20-06-2024."},{"key":"e_1_3_1_106_2","doi-asserted-by":"publisher","unstructured":"Efstathios Sotiriou-Xanthopoulos Leonard Masing Sotirios Xydis Kostas Siozios J\u00dcrgen Becker and Dimitrios Soudris. 2018. OpenCL-based virtual prototyping and simulation of many-accelerator architectures. 17 5 Article 86 (Sep2018) 27 pages. DOI:10.1145\/3242179","DOI":"10.1145\/3242179"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363661"},{"key":"e_1_3_1_108_2","doi-asserted-by":"publisher","unstructured":"Lukas Steiner Matthias Jung Felipe S. Prado Kirill Bykov and Norbert Wehn. 2020. DRAMSys4.0: A Fast and Cycle-Accurate SystemC\/TLM-Based DRAM Simulator. DOI:10.1007\/978-3-030-60939-9_8","DOI":"10.1007\/978-3-030-60939-9_8"},{"key":"e_1_3_1_109_2","first-page":"1","volume-title":"FDL 2011 Proceedings","author":"Streub\u00fchr Martin","year":"2011","unstructured":"Martin Streub\u00fchr, Rafael Rosales, Ralph Hasholzner, Christian Haubelt, and J\u00fcrgen Teich. 2011. ESL power and performance estimation for heterogeneous MPSOCS using SystemC. In FDL 2011 Proceedings. 1\u20138."},{"key":"e_1_3_1_110_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50008-4"},{"key":"e_1_3_1_111_2","unstructured":"Inc. Synopsys. 2024. Virtualizer Development Kits (VDKs) and Virtual Prototypes. Retrieved from https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer-models.html. Accessed: 28-05-2024."},{"key":"e_1_3_1_112_2","unstructured":"Bogdan-Andrei Tabacaru Moomen Chaari Wolfgang Ecker and Thomas Kruse. 2014. Runtime fault-injection tool for executable systemc models. DVCon India (2014) 1\u20137."},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880368"},{"key":"e_1_3_1_114_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753547"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTC2020-Spring48590.2020.9129426"},{"key":"e_1_3_1_116_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTC2020-Spring48590.2020.9129426"},{"key":"e_1_3_1_117_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247882"},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850666"},{"key":"e_1_3_1_119_2","doi-asserted-by":"publisher","unstructured":"G. B. Vece M. Conti and S. Orcioni. 2015. Transaction-level power analysis of VLSI digital systems. Integration 50 (2015) 116\u2013126. DOI:10.1016\/j.vlsi.2015.02.003","DOI":"10.1016\/j.vlsi.2015.02.003"},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2585046"},{"key":"e_1_3_1_121_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0014-1"},{"key":"e_1_3_1_122_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW.2017.59"},{"key":"e_1_3_1_123_2","volume-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA","author":"Waterman Andrew","year":"2017","unstructured":"Andrew Waterman and Krste Asanovi\u0107 (Eds.). 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA. SiFive Inc. and CS Division, EECS Department, University of California, Berkeley. Retrieved from https:\/\/riscv.org\/specifications\/Document Version 2.2, May 7, 2017."},{"key":"e_1_3_1_124_2","volume-title":"The RISC-V Instruction Set Manual, Volume II: Privileged Architecture","author":"Waterman Andrew","year":"2017","unstructured":"Andrew Waterman and Krste Asanovi\u0107 (Eds.). 2017. The RISC-V Instruction Set Manual, Volume II: Privileged Architecture. SiFive Inc. and CS Division, EECS Department, University of California, Berkeley. Retrieved from https:\/\/riscv.org\/specifications\/Document Version 1.10, May 7, 2017."},{"key":"e_1_3_1_125_2","doi-asserted-by":"publisher","DOI":"10.1145\/2987374"},{"key":"e_1_3_1_126_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.204"},{"key":"e_1_3_1_127_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300271"},{"key":"e_1_3_1_128_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS.2014.36"},{"key":"e_1_3_1_129_2","doi-asserted-by":"publisher","DOI":"10.1109\/APSEC.2014.49"},{"key":"e_1_3_1_130_2","unstructured":"Wenhui Zhang. 2010. VERDS: Verification of hierarchical discrete systems by symbolic techniques. Retrieved from https:\/\/lcs.ios.ac.cn\/zwh\/verds\/"},{"key":"e_1_3_1_131_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3267186"},{"key":"e_1_3_1_132_2","unstructured":"Haissam Ziade Rafic Ayoubi and Raoul Velazco. 2004. A survey on fault injection techniques. The International Arab Journal of Information Technology 1 2 (January 2004) 171\u2013186. Retrieved from https:\/\/hal.science\/hal-00105562"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3735641","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3735641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:41Z","timestamp":1750295921000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3735641"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,5]]},"references-count":131,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,7,31]]}},"alternative-id":["10.1145\/3735641"],"URL":"https:\/\/doi.org\/10.1145\/3735641","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,5]]},"assertion":[{"value":"2024-11-26","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-29","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}