{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T13:19:25Z","timestamp":1768569565209,"version":"3.49.0"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"6","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,11,30]]},"abstract":"<jats:p>\n            High-performance analog and mixed-signal (AMS) circuits are mainly full-custom designed, which is time-consuming and labor-intensive. A significant portion of the effort is experience-driven, which makes the automation of AMS circuit design a formidable challenge. Large language models (LLMs) have emerged as powerful tools for electronic design automation (EDA) applications, fostering advancements in the automatic design process for large-scale AMS circuits. However, the absence of high-quality datasets has led to issues such as model hallucination, which undermines the robustness of automatically generated circuit designs. To address this issue, this article introduces AMSnet-KG, a dataset encompassing various AMS circuit schematics and netlists. We construct a knowledge graph with annotations on detailed functional and performance characteristics. Facilitated by AMSnet-KG, we propose an automated AMS circuit generation framework that utilizes the comprehensive knowledge embedded in LLMs. The flow first formulate a design strategy (e.g., circuit architecture using a number of circuit components) based on required specifications. Next, matched subcircuits are retrieved and assembled into a complete topology, and transistor sizing is obtained through Bayesian optimization. Simulation results of the netlist are automatically fed back to the LLM for further topology refinement, ensuring the circuit design specifications are met. We perform case studies of operational amplifier and comparator design to verify the automatic design flow from specifications to netlists with minimal human effort. The dataset used in this article is available at\n            <jats:ext-link xmlns:xlink=\"http:\/\/www.w3.org\/1999\/xlink\" xlink:href=\"https:\/\/ams-net.github.io\/\">https:\/\/ams-net.github.io\/<\/jats:ext-link>\n            .\n          <\/jats:p>","DOI":"10.1145\/3736166","type":"journal-article","created":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T07:45:54Z","timestamp":1747986354000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-4454-5852","authenticated-orcid":false,"given":"Yichen","family":"Shi","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Eastern Institute of Technology","place":["Ningbo, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0951-1811","authenticated-orcid":false,"given":"Zhuofu","family":"Tao","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6531-6846","authenticated-orcid":false,"given":"YuHao","family":"Gao","sequence":"additional","affiliation":[{"name":"BTD Inc.","place":["Ningbo, China"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0472-9411","authenticated-orcid":false,"given":"Tianjia","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3130-1347","authenticated-orcid":false,"given":"Cheng","family":"Chang","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1585-5293","authenticated-orcid":false,"given":"Yaxin","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0844-408X","authenticated-orcid":false,"given":"Bingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3863-981X","authenticated-orcid":false,"given":"Genhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1916-5547","authenticated-orcid":false,"given":"Alvin","family":"Liu","sequence":"additional","affiliation":[{"name":"BTD Inc.","place":["Ningbo, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8701-8438","authenticated-orcid":false,"given":"Zhiping","family":"Yu","sequence":"additional","affiliation":[{"name":"Tsinghua University","place":["Beijing, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5208-482X","authenticated-orcid":false,"given":"Ting-Jung","family":"Lin","sequence":"additional","affiliation":[{"name":"Ningbo Institute of Digital Twin, Eastern Institute of Technology","place":["Ningbo, China"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9698-0319","authenticated-orcid":false,"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California","place":["Los Angeles, United States"]}]}],"member":"320","published-online":{"date-parts":[[2025,10,18]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3632-1"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717780"},{"key":"e_1_3_2_4_2","unstructured":"Ruizhe Zhong Xingbo Du Shixiong Kai Zhentao Tang Siyuan Xu Hui-Ling Zhen Jianye Hao Qiang Xu Mingxuan Yuan and Junchi Yan. 2023. LLM4EDA: Emerging progress in large language models for electronic design automation. arXiv:2401.12224. Retrieved from https:\/\/arxiv.org\/abs\/2401.12224"},{"key":"e_1_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Yao Lai Sungyoung Lee Guojin Chen Souradip Poddar Mengkang Hu David Z. Pan and Ping Luo. 2025. Analogcoder: Analog circuit design via training-free code generation. In Proceedings of the AAAI Conference on Artificial Intelligence 39 1 (2025) 379\u2013387.","DOI":"10.1609\/aaai.v39i1.32016"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655903"},{"key":"e_1_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Yuxuan Yin Yu Wang Boxun Xu and Peng Li. 2024. Ado-llm: Analog design bayesian optimization with in-context learning of large language models. In Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design. 1\u20139.","DOI":"10.1145\/3676536.3676816"},{"key":"e_1_3_2_10_2","article-title":"LADAC: Large language model-driven auto-designer for analog circuits","author":"Liu Chengjie","year":"2024","unstructured":"Chengjie Liu, Yijiang Liu, Yuan Du, and Li Du. 2024. LADAC: Large language model-driven auto-designer for analog circuits. Authorea Preprints (2024).","journal-title":"Authorea Preprints"},{"key":"e_1_3_2_11_2","unstructured":"Jason Wei Xuezhi Wang Dale Schuurmans Maarten Bosma Brian Ichter Fei Xia Ed H. Chi Quoc V. Le and Denny Zhou. 2022. Chain-of-thought prompting elicits reasoning in large language models. In Advances in Neural Information Processing Systems 35: Annual Conference on Neural Information Processing Systems 2022 NeurIPS 2022 New Orleans LA USA November 28 - December 9 2022 Sanmi Koyejo S. Mohamed A. Agarwal Danielle Belgrave K. Cho and A. Oh (Eds.). Retrieved from http:\/\/papers.nips.cc\/paper%5C_files\/paper\/2022\/hash\/9d5609613524ecf4f15af0f7b31abca4-Abstract-Conference.html"},{"key":"e_1_3_2_12_2","unstructured":"Shunyu Yao Jeffrey Zhao Dian Yu Nan Du Izhak Shafran Karthik Narasimhan and Yuan Cao. 2023. React: Synergizing reasoning and acting in language models. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_2_13_2","unstructured":"Yushi Hu Chia-Hsuan Lee Tianbao Xie Tao Yu Noah A. Smith and Mari Ostendorf. 2022. In-context learning for few-shot dialogue state tracking. In Conference on Empirical Methods in Natural Language Processing. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:247476332"},{"key":"e_1_3_2_14_2","unstructured":"Jiachang Liu Dinghan Shen Yizhe Zhang William B Dolan Lawrence Carin and Weizhu Chen. 2022. What makes good in-context examples for GPT-3? In Proceedings of Deep Learning Inside Out (DeeLIO 2022): The 3rd Workshop on Knowledge Extraction and Integration for Deep Learning Architectures. 100\u2013114."},{"key":"e_1_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Zhuofu Tao Yichen Shi Yiru Huo Rui Ye Zonghang Li Li Huang Chen Wu Na Bai Zhiping Yu Ting-Jung Lin and others. 2024. Amsnet: Netlist dataset for ams circuits. In 2024 IEEE LLM Aided Design Workshop (LAD). IEEE 1\u20135.","DOI":"10.1109\/LAD62341.2024.10691781"},{"key":"e_1_3_2_16_2","unstructured":"Asal Mehradfar Xuzhe Zhao Yue Niu Sara Babakniya Mahdi Alesheikh Hamidreza Aghasi and Salman Avestimehr. 2024. AICircuit: A multi-level dataset and benchmark for AI-driven analog integrated circuit design. Machine Learning and the Physical Sciences Workshop @ NeurIPS (2024)."},{"key":"e_1_3_2_17_2","unstructured":"Infineon. adsbenchmark. Retrieved from https:\/\/rb.gy\/1m2263"},{"key":"e_1_3_2_18_2","unstructured":"ALIGN Project. ALIGN Public Repository. Retrieved from https:\/\/github.com\/ALIGN-analoglayout\/ALIGN-public"},{"key":"e_1_3_2_19_2","volume-title":"Proceedings of the P2021 58th ACM\/IEEE Design Automation Conference","author":"Chen Hao","unstructured":"Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan. Universal symmetry constraint extraction for analog and mixed-signal circuits with graph neural networks. In Proceedings of the P2021 58th ACM\/IEEE Design Automation Conference."},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2006.886801"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"e_1_3_2_22_2","first-page":"253","volume-title":"Proceedings of the International Conference on Innovative Techniques and Applications of Artificial Intelligence","author":"Shi Xinming","year":"2024","unstructured":"Xinming Shi, Leandro L. Minku, and Xin Yao. 2024. Tree-based genetic programming for evolutionary analog circuit with approximate shapley value. In Proceedings of the International Conference on Innovative Techniques and Applications of Artificial Intelligence. Springer, 253\u2013267."},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3522738"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"e_1_3_2_25_2","unstructured":"Zehao Dong and Xuan Zhang. 2023. CktGNN: Circuit graph neural network for electronic design automation. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_2_26_2","doi-asserted-by":"crossref","unstructured":"Jialin Lu Liangbo Lei Jiangli Huang Fan Yang Li Shang and Xuan Zeng. 2023. Automatic op-amp generation from specification to layout. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 12 (2023) 4378\u20134390.","DOI":"10.1109\/TCAD.2023.3296374"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"e_1_3_2_28_2","unstructured":"Chen-Chia Chang Yikang Shen Shaoze Fan Jing Li Shun Zhang Ningyuan Cao Yiran Chen and Xin Zhang. 2024. LaMAGIC: Language-model-based topology generation for analog integrated circuits. In International Conference on Machine Learning."},{"key":"e_1_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Jinyi Shen Zihao Chen Ji Zhuang Jiangli Huang Fan Yang Li Shang Zhaori Bi Changhao Yan Dian Zhou and Xuan Zeng. 2025. Atelier: An automated analog circuit design framework via multiple large language model-based agents. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2025).","DOI":"10.36227\/techrxiv.172668168.88938111\/v1"},{"key":"e_1_3_2_30_2","doi-asserted-by":"crossref","unstructured":"Nuno C. G. Horta. 2002. Analogue and mixed-signal systems topologies exploration using symbolic methods. Analog Integrated Circuits and Signal Processing 31 (2002) 161\u2013176. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:53938388","DOI":"10.1023\/A:1015098112015"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626096"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3567422"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3416946"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626096"},{"key":"e_1_3_2_38_2","doi-asserted-by":"crossref","unstructured":"W. W. Xing W. Fan Z. Liu Y. Yao and Y. Hu. 2024. KATO: Knowledge alignment and transfer for transistor sizing of different design and technology. In DAC\u201924: Proceedings of the 61st ACM\/IEEE Design Automation Conference. ACM 1\u20136.","DOI":"10.1145\/3649329.3657380"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116366"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546770"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3643811"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3640463"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299834"},{"key":"e_1_3_2_44_2","unstructured":"John P. Lewis. 1995. Fast template matching. In Vision interface 95 120123 (1995) 15\u201319."},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"e_1_3_2_46_2","unstructured":"Behzad Razavi. 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hill New York."},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3292500.3330701"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"e_1_3_2_49_2","doi-asserted-by":"crossref","unstructured":"Dennis Hemker Jad Maalouly Harald Mathis Rainer Klos and Eranyan Ravanan. 2024. From schematics to netlists.electrical circuit analysis using deep-learning methods. Advances in Radio Science 22 (2024) 61\u201375.","DOI":"10.5194\/ars-22-61-2024"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1325\/1\/012233"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD55068.2022.9816254"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/DICTA60407.2023.00057"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3736166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T11:21:59Z","timestamp":1760786519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3736166"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,18]]},"references-count":51,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025,11,30]]}},"alternative-id":["10.1145\/3736166"],"URL":"https:\/\/doi.org\/10.1145\/3736166","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,18]]},"assertion":[{"value":"2024-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-30","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-10-18","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}