{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:49:21Z","timestamp":1780674561792,"version":"3.54.1"},"reference-count":211,"publisher":"Association for Computing Machinery (ACM)","issue":"6","funder":[{"name":"The Research Grants Council of Hong Kong SAR","award":["RFS2425-4S02, CUHK14210723"],"award-info":[{"award-number":["RFS2425-4S02, CUHK14210723"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,11,30]]},"abstract":"<jats:p>In this article, we explore the burgeoning intersection of large language models (LLMs) and electronic design automation (EDA). We critically assess whether LLMs represent a transformative future for EDA or merely a fleeting mirage. By organizing existing research into four critical domains of EDA\u2014code generation, verification and debugging, knowledge representation and retrieval, and optimization\/modeling\u2014we provide a comprehensive overview of the current state-of-the-art. The survey concludes with a 5-level roadmap to guide the progressive integration and advancement of LLMs in EDA. Ultimately, this article aims to provide a comprehensive, evidence-based perspective on the role of LLMs in shaping the future of EDA.<\/jats:p>","DOI":"10.1145\/3736167","type":"journal-article","created":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T07:17:24Z","timestamp":1747379844000},"page":"1-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Large Language Models for EDA: Future or Mirage?"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4909-6588","authenticated-orcid":false,"given":"Zhuolun","family":"He","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1322-5642","authenticated-orcid":false,"given":"Yuan","family":"Pu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7090-0600","authenticated-orcid":false,"given":"Haoyuan","family":"Wu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9272-2972","authenticated-orcid":false,"given":"Tairu","family":"Qiu","sequence":"additional","affiliation":[{"name":"ChatEDA Tech","place":["Foshan, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CSE, The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,10,21]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"Josh Achiam Steven Adler Sandhini Agarwal Lama Ahmad Ilge Akkaya Florencia Leoni Aleman Diogo Almeida Janko Altenschmidt Sam Altman Shyamal Anadkat et\u00a0al. 2023. Gpt-4 technical report. arXiv:2303.08774. Retrieved from https:\/\/arxiv.org\/abs\/2303.08774"},{"key":"e_1_3_1_3_2","unstructured":"Hugo Touvron Thibaut Lavril Gautier Izacard Xavier Martinet Marie-Anne Lachaux Timoth\u00e9e Lacroix Baptiste Rozi\u00e8re Naman Goyal Eric Hambro Faisal Azhar et\u00a0al. 2023. Llama: Open and efficient foundation language models. arXiv:2302.13971. Retrieved from https:\/\/arxiv.org\/abs\/2302.13971"},{"key":"e_1_3_1_4_2","unstructured":"Jinze Bai Shuai Bai Yunfei Chu Zeyu Cui Kai Dang Xiaodong Deng Yang Fan Wenbin Ge Yu Han Fei Huang et\u00a0al. 2023. Qwen technical report. arXiv:2309.16609. Retrieved from https:\/\/arxiv.org\/abs\/2309.16609"},{"key":"e_1_3_1_5_2","unstructured":"Daya Guo Dejian Yang Haowei Zhang Junxiao Song Ruoyu Zhang Runxin Xu Qihao Zhu Shirong Ma Peiyi Wang Xiao Bi et\u00a0al. 2025. Deepseek-r1: Incentivizing reasoning capability in llms via reinforcement learning. arXiv:2501.12948. Retrieved from https:\/\/arxiv.org\/abs\/2501.12948"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41587-022-01618-2"},{"key":"e_1_3_1_7_2","unstructured":"Shijie Wu Ozan Irsoy Steven Lu Vadim Dabravolski Mark Dredze Sebastian Gehrmann Prabhanjan Kambadur David Rosenberg and Gideon Mann. 2023. Bloomberggpt: A large language model for finance. arXiv:2303.17564. Retrieved from https:\/\/arxiv.org\/abs\/2303.17564"},{"key":"e_1_3_1_8_2","unstructured":"Mark Chen Jerry Tworek Heewoo Jun Qiming Yuan Henrique Ponde De Oliveira Pinto Jared Kaplan Harri Edwards Yuri Burda Nicholas Joseph Greg Brockman et\u00a0al. 2021. Evaluating large language models trained on code. arXiv:2107.03374. Retrieved from https:\/\/arxiv.org\/abs\/2107.03374"},{"key":"e_1_3_1_9_2","unstructured":"Jiaxi Cui Zongjian Li Yang Yan Bohua Chen and Li Yuan. 2023. Chatlaw: Open-source legal large language model with integrated external knowledge bases. arXiv:2306.16092. Retrieved from https:\/\/arxiv.org\/abs\/2306.16092"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473983"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299822"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473959"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247802"},{"key":"e_1_3_1_17_2","unstructured":"Ashish Vaswani Noam Shazeer Niki Parmar Jakob Uszkoreit Llion Jones Aidan N. Gomez \u0141ukasz Kaiser and Illia Polosukhin. 2017. Attention is all you need. Advances in Neural Information Processing Systems 30 (2017)."},{"key":"e_1_3_1_18_2","unstructured":"Jared Kaplan Sam McCandlish Tom Henighan Tom B. Brown Benjamin Chess Rewon Child Scott Gray Alec Radford Jeffrey Wu and Dario Amodei. 2020. Scaling laws for neural language models. arXiv:2001.08361. Retrieved from https:\/\/arxiv.org\/abs\/2001.08361"},{"key":"e_1_3_1_19_2","unstructured":"Jason Wei Yi Tay Rishi Bommasani Colin Raffel Barret Zoph Sebastian Borgeaud Dani Yogatama Maarten Bosma Denny Zhou Donald Metzler et\u00a0al. 2022. Emergent abilities of large language models. arXiv:2206.07682. Retrieved from https:\/\/arxiv.org\/abs\/2206.07682"},{"key":"e_1_3_1_20_2","unstructured":"Jacob Devlin. 2018. Bert: Pre-training of deep bidirectional transformers for language understanding. arXiv:1810.04805. Retrieved from https:\/\/arxiv.org\/abs\/1810.04805"},{"key":"e_1_3_1_21_2","first-page":"22964","volume-title":"Proceedings of the International Conference on Machine Learning","author":"Wang Thomas","year":"2022","unstructured":"Thomas Wang, Adam Roberts, Daniel Hesslow, Teven Le Scao, Hyung Won Chung, Iz Beltagy, Julien Launay, and Colin Raffel. 2022. What language model architecture and pretraining objective works best for zero-shot generalization?. In Proceedings of the International Conference on Machine Learning. PMLR, 22964\u201322984."},{"key":"e_1_3_1_22_2","first-page":"27730","article-title":"Training language models to follow instructions with human feedback","volume":"35","author":"Ouyang Long","year":"2022","unstructured":"Long Ouyang, Jeffrey Wu, Xu Jiang, Diogo Almeida, Carroll Wainwright, Pamela Mishkin, Chong Zhang, Sandhini Agarwal, Katarina Slama, Alex Ray, et\u00a0al. 2022. Training language models to follow instructions with human feedback. Advances in Neural Information Processing Systems 35 (2022), 27730\u201327744.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_23_2","unstructured":"Rafael Rafailov Archit Sharma Eric Mitchell Christopher D. Manning Stefano Ermon and Chelsea Finn. 2023. Direct preference optimization: Your language model is secretly a reward model. Advances in Neural Information Processing Systems 36 (2023) 53728\u201353741."},{"key":"e_1_3_1_24_2","unstructured":"Edward J. Hu Yelong Shen Phillip Wallis Zeyuan Allen-Zhu Yuanzhi Li Shean Wang Lu Wang and Weizhu Chen. 2021. Lora: Low-rank adaptation of large language models. arXiv:2106.09685. Retrieved from https:\/\/arxiv.org\/abs\/2106.09685"},{"key":"e_1_3_1_25_2","unstructured":"Tim Dettmers Artidoro Pagnoni Ari Holtzman and Luke Zettlemoyer. 2024. Qlora: Efficient finetuning of quantized llms. Advances in Neural Information Processing Systems 36 (2023) 10088\u201310115."},{"key":"e_1_3_1_26_2","unstructured":"Jason Wei Xuezhi Wang Dale Schuurmans Maarten Bosma Brian Ichter Fei Xia Ed Chi Quoc V. Le and Denny Zhou. 2022. Chain-of-thought prompting elicits reasoning in large language models. Advances in Neural Information Processing Systems 35 (2022) 24824\u201324837."},{"key":"e_1_3_1_27_2","unstructured":"Tom B. Brown. 2020. Language models are few-shot learners. arXiv:2005.14165. Retrieved from https:\/\/arxiv.org\/abs\/2005.14165"},{"key":"e_1_3_1_28_2","first-page":"9459","article-title":"Retrieval-augmented generation for knowledge-intensive nlp tasks","volume":"33","author":"Lewis Patrick","year":"2020","unstructured":"Patrick Lewis, Ethan Perez, Aleksandra Piktus, Fabio Petroni, Vladimir Karpukhin, Naman Goyal, Heinrich K\u00fcttler, Mike Lewis, Wen-tau Yih, Tim Rockt\u00e4schel, et\u00a0al. 2020. Retrieval-augmented generation for knowledge-intensive nlp tasks. Advances in Neural Information Processing Systems 33 (2020), 9459\u20139474.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_29_2","unstructured":"Qingxiu Dong Lei Li Damai Dai Ce Zheng Zhiyong Wu Baobao Chang Xu Sun Jingjing Xu and Zhifang Sui. 2022. A survey on in-context learning. arXiv:2301.00234. Retrieved from https:\/\/arxiv.org\/abs\/2301.00234"},{"key":"e_1_3_1_30_2","unstructured":"Hao Yu Aoran Gan Kai Zhang Shiwei Tong Qi Liu and Zhaofeng Liu. 2024. Evaluation of retrieval-augmented generation: A survey. arXiv:2405.07437. Retrieved from https:\/\/arxiv.org\/abs\/2405.07437"},{"key":"e_1_3_1_31_2","unstructured":"Timo Schick Jane Dwivedi-Yu Roberto Dess\u00ec Roberta Raileanu Maria Lomeli Eric Hambro Luke Zettlemoyer Nicola Cancedda and Thomas Scialom. 2024. Toolformer: Language models can teach themselves to use tools. Advances in Neural Information Processing Systems 36 (2023) 68539\u201368551."},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430634"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/CAE59785.2024.10487167"},{"key":"e_1_3_1_36_2","doi-asserted-by":"crossref","unstructured":"Paola Vitolo George Psaltakis Michael Tomlinson Gian Domenico Licciardo and Andreas G. Andreou. 2024. Natural language to verilog: Design of a recurrent spiking neural network using large language models and ChatGPT. arXiv:2405.01419. Retrieved from https:\/\/arxiv.org\/abs\/2405.01419","DOI":"10.1109\/ICONS62911.2024.00024"},{"key":"e_1_3_1_37_2","unstructured":"Wenhao Sun Bing Li Grace Li Zhang Xunzhao Yin Cheng Zhuo and Ulf Schlichtmann. 2024. Classification-based automatic HDL code generation using LLMs. arXiv:2407.18326. Retrieved from https:\/\/arxiv.org\/abs\/2407.18326"},{"key":"e_1_3_1_38_2","unstructured":"Wenhao Sun Bing Li Grace Li Zhang Xunzhao Yin Cheng Zhuo and Ulf Schlichtmann. 2025. Paradigm-based automatic HDL code generation using LLMs. arXiv:2501.12702. Retrieved from https:\/\/arxiv.org\/abs\/2501.12702"},{"key":"e_1_3_1_39_2","doi-asserted-by":"crossref","unstructured":"Bardia Nadimi and Hao Zheng. 2024. A multi-expert large language model architecture for verilog code generation. arXiv:2404.08029. Retrieved from https:\/\/arxiv.org\/abs\/2404.08029","DOI":"10.1109\/LAD62341.2024.10691683"},{"key":"e_1_3_1_40_2","unstructured":"Bhuvnesh Kumar Saurav Nanda Ganapathy Parthasarathy Pawan Patil Austin Tsai and Parivesh Choudhary. 2024. HDL-GPT: High-quality HDL is all you need. arXiv:2407.18423. Retrieved from https:\/\/arxiv.org\/abs\/2407.18423"},{"key":"e_1_3_1_41_2","article-title":"BetterV: Controlled verilog generation with discriminative guidance","author":"Pei Zehua","year":"2024","unstructured":"Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, and Bei Yu. 2024. BetterV: Controlled verilog generation with discriminative guidance. In Proceedings of the International Conference on Machine Learning (ICML).","journal-title":"In Proceedings of the International Conference on Machine Learning (ICML)."},{"key":"e_1_3_1_42_2","unstructured":"Yang Zhao Di Huang Chongxiao Li Pengwei Jin Ziyuan Nan Tianyun Ma Lei Qi Yansong Pan Zhenxing Zhang Rui Zhang et\u00a0al. 2024. CodeV: Empowering LLMs for verilog generation through multi-level summarization. arXiv:2407.10424. Retrieved from https:\/\/arxiv.org\/abs\/2407.10424"},{"key":"e_1_3_1_43_2","unstructured":"Chia-Tung Ho Haoxing Ren and Brucek Khailany. 2024. VerilogCoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (AST)-based waveform tracing tool. arXiv:2408.08927. Retrieved from https:\/\/arxiv.org\/abs\/2408.08927"},{"key":"e_1_3_1_44_2","doi-asserted-by":"crossref","unstructured":"Yiyao Yang Fu Teng Pengju Liu Mengnan Qi Chenyang Lv Ji Li Xuhong Zhang and Zhezhi He. 2025. HaVen: Hallucination-mitigated LLM for verilog code generation aligned with HDL engineers. arXiv:2501.04908. Retrieved from https:\/\/arxiv.org\/abs\/2501.04908","DOI":"10.23919\/DATE64628.2025.10993072"},{"key":"e_1_3_1_45_2","doi-asserted-by":"crossref","unstructured":"Wenji Fang Yao Lu Shang Liu Qijun Zhang Ceyu Xu Lisa Wu Wills Hongce Zhang and Zhiyao Xie. 2024. Transferable pre-synthesis ppa estimation for rtl designs with data augmentation techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 (2024) 200\u2013213.","DOI":"10.1109\/TCAD.2024.3420904"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685966"},{"key":"e_1_3_1_47_2","unstructured":"Mingzhe Gao Jieru Zhao Zhe Lin Wenchao Ding Xiaofeng Hou Yu Feng Chao Li and Minyi Guo. 2024. AutoVCoder: A systematic framework for automated verilog code generation using LLMs. arXiv:2407.18333. Retrieved from https:\/\/arxiv.org\/abs\/2407.18333"},{"key":"e_1_3_1_48_2","article-title":"Generating secure hardware using chatgpt resistant to cwes","author":"Nair Madhav","year":"2023","unstructured":"Madhav Nair, Rajat Sadhukhan, and Debdeep Mukhopadhyay. 2023. Generating secure hardware using chatgpt resistant to cwes. Cryptology ePrint Archive (2023).","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_49_2","unstructured":"Shailja Thakur Jason Blocklove Hammond Pearce Benjamin Tan Siddharth Garg and Ramesh Karri. 2023. Autochip: Automating hdl generation using llm feedback. arXiv:2311.04887. Retrieved from https:\/\/arxiv.org\/abs\/2311.04887"},{"key":"e_1_3_1_50_2","unstructured":"Kaiyan Chang Ying Wang Haimeng Ren Mengdi Wang Shengwen Liang Yinhe Han Huawei Li and Xiaowei Li. 2023. ChipGPT: How far are we from natural language hardware design. arXiv:2305.14019. Retrieved from https:\/\/arxiv.org\/abs\/2305.14019"},{"key":"e_1_3_1_51_2","article-title":"Improving large language model hardware generating quality through post-llm search","author":"Chang Kaiyan","year":"2023","unstructured":"Kaiyan Chang, Haimeng Ren, Mengdi Wang, Shengwen Liang, Yinhe Han, Huawei Li, Xiaowei Li, and Ying Wang. 2023. Improving large language model hardware generating quality through post-llm search. Proceedings of the Machine Learning for Systems (2023).","journal-title":"Proceedings of the Machine Learning for Systems"},{"key":"e_1_3_1_52_2","doi-asserted-by":"crossref","unstructured":"Fan Cui Chenyang Yin Kexing Zhou Youwei Xiao Guangyu Sun Qiang Xu Qipeng Guo Demin Song Dahua Lin Xingcheng Zhang et\u00a0al. 2024. OriGen: Enhancing RTL code generation with code-to-code augmentation and self-reflection. arXiv:2407.16237. Retrieved from https:\/\/arxiv.org\/abs\/2407.16237","DOI":"10.1145\/3676536.3676830"},{"key":"e_1_3_1_53_2","unstructured":"Mubashir ul Islam Humza Sami Pierre-Emmanuel Gaillardon and Valerio Tenace. 2024. AIvril: AI-Driven RTL generation with verification in-the-loop. arXiv:2409.11411. Retrieved from https:\/\/arxiv.org\/abs\/2409.11411"},{"key":"e_1_3_1_54_2","unstructured":"Hanxian Huang Zhenghan Lin Zixuan Wang Xin Chen Ke Ding and Jishen Zhao. 2024. Towards LLM-powered verilog RTL assistant: Self-verification and self-correction. arXiv:2406.00115. Retrieved from https:\/\/arxiv.org\/abs\/2406.00115"},{"key":"e_1_3_1_55_2","unstructured":"Kiran Thorat Jiahui Zhao Yaotian Liu Hongwu Peng Xi Xie Bin Lei Jeff Zhang and Caiwen Ding. 2023. Advanced language model-driven verilog development: Enhancing power performance and area optimization in code synthesis. arXiv:2312.01022. Retrieved from https:\/\/arxiv.org\/abs\/2312.01022"},{"key":"e_1_3_1_56_2","unstructured":"Bowei Wang Qi Xiong Zeqing Xiang Lei Wang and Renzhi Chen. 2025. RTLSquad: Multi-agent based interpretable RTL design. arXiv:2501.05470. Retrieved from https:\/\/arxiv.org\/abs\/2501.05470"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685964"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658493"},{"key":"e_1_3_1_59_2","doi-asserted-by":"crossref","unstructured":"Jinwei Tang Jiayin Qin Kiran Thorat Chen Zhu-Tian Yu Cao and Caiwen Ding. 2024. HiVeGen\u2013Hierarchical LLM-based verilog generation for scalable chip design. arXiv:2412.05393. Retrieved from https:\/\/arxiv.org\/abs\/2412.05393","DOI":"10.1109\/ICLAD65226.2025.00031"},{"key":"e_1_3_1_60_2","unstructured":"Ning Wang Bingkun Yao Jie Zhou Xi Wang Zhe Jiang and Nan Guan. 2024. Large language model for verilog generation with golden code feedback. arXiv:2407.18271. Retrieved from https:\/\/arxiv.org\/abs\/2407.18271"},{"key":"e_1_3_1_61_2","unstructured":"Matthew DeLorenzo Animesh Basak Chowdhury Vasudev Gohil Shailja Thakur Ramesh Karri Siddharth Garg and Jeyavijayan Rajendran. 2024. Make every move count: Llm-based high-quality rtl code generation using mcts. arXiv:2402.03289. Retrieved from https:\/\/arxiv.org\/abs\/2402.03289"},{"key":"e_1_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676679"},{"key":"e_1_3_1_63_2","first-page":"1","volume-title":"Proceedings of the 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201923)","author":"Liu Mingjie","year":"2023","unstructured":"Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023. Verilogeval: Evaluating large language models for verilog code generation. In Proceedings of the 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201923). IEEE, 1\u20138."},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_1_65_2","doi-asserted-by":"crossref","unstructured":"Shang Liu Wenji Fang Yao Lu Qijun Zhang Hongce Zhang and Zhiyao Xie. 2023. Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution. arXiv:2312.08617. Retrieved from https:\/\/arxiv.org\/abs\/2312.08617","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"e_1_3_1_66_2","unstructured":"Mingjie Liu Yun-Da Tsai Wenfei Zhou and Haoxing Ren. 2024. CraftRTL: High-quality synthetic data generation for verilog code models with correct-by-construction non-textual representations and targeted code repair. arXiv:2409.12993. Retrieved from https:\/\/arxiv.org\/abs\/2409.12993"},{"key":"e_1_3_1_67_2","unstructured":"Nathaniel Pinckney Christopher Batten Mingjie Liu Haoxing Ren and Brucek Khailany. 2024. Revisiting VerilogEval: Newer LLMs in-context learning and specification-to-RTL tasks. arXiv:2408.11053. Retrieved from https:\/\/arxiv.org\/abs\/2408.11053"},{"key":"e_1_3_1_68_2","doi-asserted-by":"crossref","unstructured":"Prashanth Vijayaraghavan Luyao Shi Stefano Ambrogio Charles Mackin Apoorva Nitsure David Beymer and Ehsan Degan. 2024. VHDL-Eval: A framework for evaluating large language models in VHDL code generation. arXiv:2406.04379. Retrieved from https:\/\/arxiv.org\/abs\/2406.04379","DOI":"10.1109\/LAD62341.2024.10691836"},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3697118"},{"key":"e_1_3_1_70_2","article-title":"A generalize hardware debugging approach for large language models semi-syntectic datasets","author":"Fu Weimin","year":"2024","unstructured":"Weimin Fu, Shijie Li, Yifang Zhao, Kaichen Yang, Xuan Zhang, Yier Jin, and Xiaolong Guo. 2024. A generalize hardware debugging approach for large language models semi-syntectic datasets. Authorea Preprints (2024).","journal-title":"Authorea Preprints"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSC61953.2024.10602909"},{"key":"e_1_3_1_72_2","unstructured":"Emil Goh Maoyang Xiang I. Wey and T. Hui Teo. 2024. From English to ASIC: Hardware implementation with large language model. arXiv:2403.07039. Retrieved from https:\/\/arxiv.org\/abs\/2403.07039"},{"key":"e_1_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685948"},{"key":"e_1_3_1_75_2","doi-asserted-by":"crossref","unstructured":"Ahmed Allam and Mohamed Shalan. 2024. RTL-Repo: A benchmark for evaluating LLMs on large-scale RTL design projects. arXiv:2405.17378. Retrieved from https:\/\/arxiv.org\/abs\/2405.17378","DOI":"10.1109\/LAD62341.2024.10691810"},{"key":"e_1_3_1_76_2","doi-asserted-by":"crossref","unstructured":"Deepak Vungarala Mahmoud Nazzal Mehrdad Morsali Chao Zhang Arnob Ghosh Abdallah Khreishah and Shaahin Angizi. 2024. SA-DS: A dataset for large language model-driven AI accelerator design generation. arXiv:2404.10875. Retrieved from https:\/\/arxiv.org\/abs\/2404.10875","DOI":"10.1109\/ISCAS56072.2025.11044008"},{"key":"e_1_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697625"},{"key":"e_1_3_1_78_2","doi-asserted-by":"crossref","unstructured":"Matthew DeLorenzo Vasudev Gohil and Jeyavijayan Rajendran. 2024. CreativEval: Evaluating creativity of LLM-Based hardware code generation. arXiv:2404.08806. Retrieved from https:\/\/arxiv.org\/abs\/2404.08806","DOI":"10.1109\/LAD62341.2024.10691798"},{"key":"e_1_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617643"},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697624"},{"key":"e_1_3_1_81_2","doi-asserted-by":"crossref","unstructured":"Kun Wang Kaiyan Chang Mengdi Wang Xinqi Zou Haobo Xu Yinhe Han and Ying Wang. 2025. RTLMarker: Protecting LLM-Generated RTL copyright via a hardware watermarking framework. arXiv:2501.02446. Retrieved from https:\/\/arxiv.org\/abs\/2501.02446","DOI":"10.1145\/3658617.3697774"},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10256783"},{"key":"e_1_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"e_1_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_1_85_2","doi-asserted-by":"crossref","unstructured":"Jason Blocklove Siddharth Garg Ramesh Karri and Hammond Pearce. 2024. Evaluating LLMs for hardware design and test. arXiv:2405.02326. Retrieved from https:\/\/arxiv.org\/abs\/2405.02326","DOI":"10.1109\/LAD62341.2024.10691811"},{"key":"e_1_3_1_86_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697621"},{"key":"e_1_3_1_87_2","unstructured":"Aditya Patra Saroj Rout and Arun Ravindran. 2024. AiEDA: Agentic AI design framework for digital ASIC system design. arXiv:2412.09745. Retrieved from https:\/\/arxiv.org\/abs\/2412.09745"},{"key":"e_1_3_1_88_2","doi-asserted-by":"crossref","unstructured":"William Salcedo Courtney McBeth and Sara Achour. 2024. Leveraging generative AI for rapid design and verification of a vector processor SoC. IEEE Design and Test 41 1 (2024) 8\u201318.","DOI":"10.1109\/MDAT.2024.3404117"},{"key":"e_1_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"e_1_3_1_90_2","doi-asserted-by":"crossref","unstructured":"Haoyuan Wu Zhuolun He Xinyun Zhang Xufeng Yao Su Zheng Haisheng Zheng and Bei Yu. 2024. Chateda: A large language model powered autonomous agent for eda. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 10 (2024) 3184\u20133197.","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"e_1_3_1_91_2","unstructured":"Haoyuan Wu Haisheng Zheng Zhuolun He and Bei Yu. 2025. Divergent thoughts toward one goal: LLM-based multi-agent collaboration system for electronic design automation. arXiv:2502.10857. Retrieved from https:\/\/arxiv.org\/abs\/2502.10857"},{"key":"e_1_3_1_92_2","unstructured":"Mingjie Liu Teodor-Dumitru Ene Robert Kirby Chris Cheng Nathaniel Pinckney Rongjian Liang Jonah Alben Himyanshu Anand Sanmitra Banerjee Ismet Bayraktaroglu et\u00a0al. 2023. Chipnemo: Domain-adapted llms for chip design. arXiv:2311.00176. Retrieved from https:\/\/arxiv.org\/abs\/2311.00176"},{"key":"e_1_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685960"},{"key":"e_1_3_1_94_2","doi-asserted-by":"crossref","unstructured":"Luca Collini Siddharth Garg and Ramesh Karri. 2024. C2HLSC: Can LLMs bridge the software-to-hardware design gap? arXiv:2406.09233. Retrieved from https:\/\/arxiv.org\/abs\/2406.09233","DOI":"10.1109\/LAD62341.2024.10691856"},{"key":"e_1_3_1_95_2","unstructured":"Kangwei Xu Grace Li Zhang Xunzhao Yin Cheng Zhuo Ulf Schlichtmann and Bing Li. 2024. Automated C\/C++ program repair for high-level synthesis via large language models. arXiv:2407.03889. Retrieved from https:\/\/arxiv.org\/abs\/2407.03889"},{"key":"e_1_3_1_96_2","doi-asserted-by":"crossref","unstructured":"Chenwei Xiong Cheng Liu Huawei Li and Xiaowei Li. 2024. HLSPilot: LLM-based high-level synthesis. arXiv:2408.06810. Retrieved from https:\/\/arxiv.org\/abs\/2408.06810","DOI":"10.1145\/3676536.3676781"},{"key":"e_1_3_1_97_2","unstructured":"Sneha Swaroopa Rijoy Mukherjee Anushka Debnath and Rajat Subhra Chakraborty. 2024. Evaluating large language models for automatic register transfer logic generation via high-level synthesis. arXiv:2408.02793. Retrieved from https:\/\/arxiv.org\/abs\/2408.02793"},{"key":"e_1_3_1_98_2","unstructured":"James T. Meech. 2023. Leveraging high-level synthesis and large language models to generate simulate and deploy a uniform random number generator hardware design. arXiv:2311.03489. Retrieved from https:\/\/arxiv.org\/abs\/2311.03489"},{"key":"e_1_3_1_99_2","doi-asserted-by":"crossref","unstructured":"Yuchao Liao Tosiron Adegbija and Roman Lysecky. 2024. Are LLMs any good for high-level synthesis? arXiv:2408.10428. Retrieved from https:\/\/arxiv.org\/abs\/2408.10428","DOI":"10.1145\/3676536.3699507"},{"key":"e_1_3_1_100_2","unstructured":"Seyed Arash Sheikholeslam and Andre Ivanov. 2024. SynthAI: A multi agent generative AI framework for automated modular HLS design generation. arXiv:2405.16072. Retrieved from https:\/\/arxiv.org\/abs\/2405.16072"},{"key":"e_1_3_1_101_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10618053"},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697616"},{"key":"e_1_3_1_103_2","unstructured":"Yao Lai Sungyoung Lee Guojin Chen Souradip Poddar Mengkang Hu David Z. Pan and Ping Luo. 2024. AnalogCoder: Analog circuit design via training-free code generation. arXiv:2405.14918. Retrieved from https:\/\/arxiv.org\/abs\/2405.14918"},{"key":"e_1_3_1_104_2","article-title":"Atelier: An automated analog circuit design framework via multiple large language model-based agents","author":"Shen Jinyi","year":"2024","unstructured":"Jinyi Shen, Zihao Chen, Ji Zhuang, Jiangli Huang, Fan Yang, Li Shang, Zhaori Bi, Changhao Yan, Dian Zhou, and Xuan Zeng. 2024. Atelier: An automated analog circuit design framework via multiple large language model-based agents. Authorea Preprints (2024).","journal-title":"Authorea Preprints"},{"key":"e_1_3_1_105_2","doi-asserted-by":"crossref","unstructured":"Deepak Vungarala Sakila Alam Arnob Ghosh and Shaahin Angizi. 2024. SPICEPilot: Navigating SPICE code generation and simulation with AI guidance. arXiv:2410.20553. Retrieved from https:\/\/arxiv.org\/abs\/2410.20553","DOI":"10.1109\/ICRC64395.2024.10937006"},{"key":"e_1_3_1_106_2","unstructured":"Yuchao Wu Xiaofei Yu Hao Chen Yang Luo Yeyu Tong and Yuzhe Ma. 2025. PICBench: Benchmarking LLMs for photonic integrated circuits design. arXiv:2502.03159. Retrieved from https:\/\/arxiv.org\/abs\/2502.03159"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655903"},{"key":"e_1_3_1_108_2","volume-title":"Proceedings of the International Conference on Machine Learning (ICML\u201924)","author":"Chang Chen-Chia","year":"2024","unstructured":"Chen-Chia Chang, Yikang Shen, Shaoze Fan, Jing Li, Shun Zhang, Ningyuan Cao, Yiran Chen, and Xin Zhang. 2024. LaMAGIC: Language-model-based topology generation for analog integrated circuits. In Proceedings of the International Conference on Machine Learning (ICML\u201924). JMLR.org, Article 241, 10 pages."},{"key":"e_1_3_1_109_2","unstructured":"Jitendra Bhandari Vineet Bhat Yuheng He Siddharth Garg Hamed Rahmani and Ramesh Karri. 2024. Auto-SPICE: Leveraging LLMs for dataset creation via automated SPICE netlist extraction from analog circuit diagrams. arXiv:2411.14299. Retrieved from https:\/\/arxiv.org\/abs\/2411.14299"},{"key":"e_1_3_1_110_2","unstructured":"Ryoga Matsuo Stefan Uhlich Arun Venkitaraman Andrea Bonetti Chia-Yu Hsieh Ali Momeni Lukas Mauch Augusto Capone Eisaku Ohbuchi and Lorenzo Servadei. 2024. Schemato\u2013An LLM for netlist-to-schematic conversion. arXiv:2411.13899. Retrieved from https:\/\/arxiv.org\/abs\/2411.13899"},{"key":"e_1_3_1_111_2","unstructured":"Bingyang Liu Haoyi Zhang Xiaohan Gao Zichen Kong Xiyuan Tang Yibo Lin Runsheng Wang and Ru Huang. 2024. LayoutCopilot: An LLM-powered multi-agent collaborative framework for interactive analog layout design. arXiv:2406.18873. Retrieved from https:\/\/arxiv.org\/abs\/2406.18873"},{"key":"e_1_3_1_112_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685971"},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657361"},{"key":"e_1_3_1_114_2","unstructured":"Guojin Chen Haoyu Yang Bei Yu and Haoxing Ren. 2024. Intelligent OPC engineer assistant for semiconductor manufacturing. arXiv:2408.12775. Retrieved from https:\/\/arxiv.org\/abs\/2408.12775"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685976"},{"key":"e_1_3_1_116_2","doi-asserted-by":"crossref","unstructured":"Chen-Chia Chang Chia-Tung Ho Yaguang Li Yiran Chen and Haoxing Ren. 2024. DRC-Coder: Automated DRC checker code generation using LLM autonomous agent. arXiv:2412.05311. Retrieved from https:\/\/arxiv.org\/abs\/2412.05311","DOI":"10.32388\/G493W2"},{"key":"e_1_3_1_117_2","volume-title":"Proceedings of the 1st International Workshop on Deep Learning-aided Verification","author":"Sun Chuyue","year":"2023","unstructured":"Chuyue Sun, Christopher Hahn, and Caroline Trippel. 2023. Towards improving verification productivity with circuit-aware translation of natural language to systemverilog assertions. In Proceedings of the 1st International Workshop on Deep Learning-aided Verification."},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"e_1_3_1_119_2","doi-asserted-by":"publisher","DOI":"10.1109\/TransAI60598.2023.00026"},{"key":"e_1_3_1_120_2","doi-asserted-by":"crossref","unstructured":"Wenji Fang Mengming Li Min Li Zhiyuan Yan Shang Liu Hongce Zhang and Zhiyao Xie. 2024. Assertllm: Generating and evaluating hardware verification assertions from design specifications via multi-llms. arXiv:2402.00386. Retrieved from https:\/\/arxiv.org\/abs\/2402.00386","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"e_1_3_1_121_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685956"},{"key":"e_1_3_1_122_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"e_1_3_1_123_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"e_1_3_1_124_2","unstructured":"Marcelo Orenes-Vera Margaret Martonosi and David Wentzlaff. 2023. Using llms to facilitate formal verification of rtl. arXiv:2309.09437. Retrieved from https:\/\/arxiv.org\/abs\/2309.09437"},{"key":"e_1_3_1_125_2","doi-asserted-by":"crossref","unstructured":"Ruidi Qiu Grace Li Zhang Rolf Drechsler Ulf Schlichtmann and Bing Li. 2024. Correctbench: Automatic testbench generation with functional self-correction using llms for hdl design. arXiv:2411.08510. Retrieved from https:\/\/arxiv.org\/abs\/2411.08510","DOI":"10.23919\/DATE64628.2025.10992873"},{"key":"e_1_3_1_126_2","unstructured":"Zixi Zhang Greg Chadwick Hugo McNally Yiren Zhao and Robert Mullins. 2023. Llm4dv: Using large language models for hardware test stimuli generation. arXiv:2310.04535. Retrieved from https:\/\/arxiv.org\/abs\/2310.04535"},{"key":"e_1_3_1_127_2","unstructured":"Jitendra Bhandari Johann Knechtel Ramesh Narayanaswamy Siddharth Garg and Ramesh Karri. 2024. LLM-aided testbench generation and bug detection for finite-state machines. arXiv:2406.17132. Retrieved from https:\/\/arxiv.org\/abs\/2406.17132"},{"key":"e_1_3_1_128_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00066"},{"key":"e_1_3_1_129_2","unstructured":"Ruiyang Ma Yuxin Yang Ziqian Liu Jiaxi Zhang Min Li Junhua Huang and Guojie Luo. 2024. VerilogReader: LLM-Aided hardware test generation. arXiv:2406.04373. Retrieved from https:\/\/arxiv.org\/abs\/2406.04373"},{"key":"e_1_3_1_130_2","unstructured":"Sudipta Paria Aritra Dasgupta and Swarup Bhunia. 2023. Divas: An llm-based end-to-end framework for soc security analysis and policy-based protection. arXiv:2308.06932. Retrieved from https:\/\/arxiv.org\/abs\/2308.06932"},{"key":"e_1_3_1_131_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"e_1_3_1_132_2","doi-asserted-by":"crossref","unstructured":"Jayeeta Chaudhuri Dhruv Thapar Arjun Chaudhuri Farshad Firouzi and Krishnendu Chakrabarty. 2024. SPICED: Syntactical bug and trojan pattern identification in A\/MS circuits using LLM-Enhanced detection. arXiv:2408.16018. Retrieved from https:\/\/arxiv.org\/abs\/2408.16018","DOI":"10.1109\/PAINE62042.2024.10792717"},{"key":"e_1_3_1_133_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685967"},{"key":"e_1_3_1_134_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660378"},{"key":"e_1_3_1_135_2","article-title":"SoCureLLM: An LLM-driven approach for large-scale system-on-chip security verification and policy generation","author":"Tarek Shams","year":"2024","unstructured":"Shams Tarek, Dipayan Saha, Sujan Kumar Saha, Mark Tehranipoor, and Farimah Farahmandi. 2024. SoCureLLM: An LLM-driven approach for large-scale system-on-chip security verification and policy generation. Cryptology ePrint Archive (2024).","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_136_2","unstructured":"YunDa Tsai Mingjie Liu and Haoxing Ren. 2023. Rtlfixer: Automatically fixing rtl syntax errors with large language models. arXiv:2311.16543. Retrieved from https:\/\/arxiv.org\/abs\/2311.16543"},{"key":"e_1_3_1_137_2","unstructured":"Shunyu Yao Jeffrey Zhao Dian Yu Nan Du Izhak Shafran Karthik Narasimhan and Yuan Cao. 2022. React: Synergizing reasoning and acting in language models. arXiv:2210.03629. Retrieved from https:\/\/arxiv.org\/abs\/2210.03629"},{"key":"e_1_3_1_138_2","doi-asserted-by":"crossref","unstructured":"Ke Xu Jialin Sun Yuchen Hu Xinwei Fang Weiwei Shan Xi Wang and Zhe Jiang. 2024. MEIC: Re-thinking RTL debug automation using LLMs. arXiv:2405.06840. Retrieved from https:\/\/arxiv.org\/abs\/2405.06840","DOI":"10.1145\/3676536.3676801"},{"key":"e_1_3_1_139_2","unstructured":"Baleegh Ahmad Shailja Thakur Benjamin Tan Ramesh Karri and Hammond Pearce. 2023. Fixing hardware security bugs with large language models. arXiv:2302.01215. Retrieved from https:\/\/arxiv.org\/abs\/2302.01215"},{"key":"e_1_3_1_140_2","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"e_1_3_1_141_2","doi-asserted-by":"crossref","unstructured":"Mohammad Akyash and Hadi Mardani Kamali. 2024. Self-HWDebug: Automation of LLM self-instructing for hardware security verification. arXiv:2405.12347. Retrieved from https:\/\/arxiv.org\/abs\/2405.12347","DOI":"10.1109\/ISVLSI61997.2024.00077"},{"key":"e_1_3_1_142_2","unstructured":"Xufeng Yao Haoyang Li Tsz Ho Chan Wenyi Xiao Mingxuan Yuan Yu Huang Lei Chen and Bei Yu. 2024. Hdldebugger: Streamlining hdl debugging with large language models. arXiv:1701.00133. Retrieved from https:\/\/arxiv.org\/abs\/1701.00133"},{"key":"e_1_3_1_143_2","doi-asserted-by":"crossref","unstructured":"Khushboo Qayyum Muhammad Hassan Sallar Ahmadi-Pour Chandan Kumar Jha and Rolf Drechsler. 2024. From bugs to fixes: HDL bug identification and patching using LLMs and RAG. In Proceedings of the 2024 IEEE LLM Aided Design Workshop (LAD). IEEE 1\u20135.","DOI":"10.1109\/LAD62341.2024.10691874"},{"key":"e_1_3_1_144_2","unstructured":"Bingkun Yao Ning Wang Jie Zhou Xi Wang Hong Gao Zhe Jiang and Nan Guan. 2024. Location is key: Leveraging large language model for functional bug localization in verilog. arXiv:2409.15186. Retrieved from https:\/\/arxiv.org\/abs\/2409.15186"},{"key":"e_1_3_1_145_2","first-page":"435","volume-title":"Proceedings of the 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC\u201924)","author":"Wan Lily Jiaxin","year":"2024","unstructured":"Lily Jiaxin Wan, Yingbing Huang, Yuhong Li, Hanchen Ye, Jinghua Wang, Xiaofan Zhang, and Deming Chen. 2024. Software\/hardware co-design for llm and its application for design verification. In Proceedings of the 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC\u201924). IEEE, 435\u2013441."},{"key":"e_1_3_1_146_2","doi-asserted-by":"crossref","unstructured":"Jayeeta Chaudhuri Dhruv Thapar Arjun Chaudhuri Farshad Firouzi and Krishnendu Chakrabarty. 2025. SPICED+: Syntactical bug pattern identification and correction of Trojans in A\/MS circuits using LLM-Enhanced detection. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 33 4 (2025) 1118\u20131131.","DOI":"10.1109\/TVLSI.2025.3527382"},{"key":"e_1_3_1_147_2","first-page":"349","volume-title":"Proceedings of the 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC\u201924)","author":"Fu Weimin","year":"2024","unstructured":"Weimin Fu, Shijie Li, Yifang Zhao, Haocheng Ma, Raj Dutta, Xuan Zhang, Kaichen Yang, Yier Jin, and Xiaolong Guo. 2024. Hardware phi-1.5 b: A large language model encodes hardware domain specific knowledge. In Proceedings of the 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC\u201924). IEEE, 349\u2013354."},{"key":"e_1_3_1_148_2","unstructured":"Yuanzhi Li S\u00e9bastien Bubeck Ronen Eldan Allie Del Giorno Suriya Gunasekar and Yin Tat Lee. 2023. Textbooks are all you need ii: Phi-1.5 technical report. arXiv:2309.05463. Retrieved from https:\/\/arxiv.org\/abs\/2309.05463"},{"key":"e_1_3_1_149_2","unstructured":"Mengming Li Wenji Fang Qijun Zhang and Zhiyao Xie. 2024. Specllm: Exploring generation and review of vlsi design specification with large language model. arXiv:2401.13266. Retrieved from https:\/\/arxiv.org\/abs\/2401.13266"},{"key":"e_1_3_1_150_2","unstructured":"Boyu Han Xinyu Wang Yifan Wang Junyu Yan and Yidong Tian. 2023. New interaction paradigm for complex eda software leveraging gpt. arXiv:2307.14740. Retrieved from https:\/\/arxiv.org\/abs\/2307.14740"},{"key":"e_1_3_1_151_2","unstructured":"Yuan Pu Zhuolun He Tairu Qiu Haoyuan Wu and Bei Yu. 2024. Customized retrieval augmented generation and benchmarking for EDA tool documentation QA. arXiv:2407.15353. Retrieved from https:\/\/arxiv.org\/abs\/2407.15353"},{"key":"e_1_3_1_152_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3568776"},{"key":"e_1_3_1_153_2","unstructured":"Aviral Kaintura Shui Song Luar and Indira Iyer Almeida. 2024. ORAssistant: A custom RAG-based conversational assistant for OpenROAD. arXiv:2410.03845. Retrieved from https:\/\/arxiv.org\/abs\/2410.03845"},{"key":"e_1_3_1_154_2","doi-asserted-by":"publisher","DOI":"10.1145\/3715326"},{"key":"e_1_3_1_155_2","unstructured":"Bing-Yue Wu Utsav Sharma Sai Rahul Dhanvi Kankipati Ajay Yadav Bintu Kappil George Sai Ritish Guntupalli Austin Rovinski and Vidya A. Chhabria. 2024. EDA corpus: A large language model dataset for enhanced interaction with OpenROAD. arXiv:2405.06676. Retrieved from https:\/\/arxiv.org\/abs\/2405.06676"},{"key":"e_1_3_1_156_2","unstructured":"Manar Abdelatty and Sherief Reda. 2024. HDLCopilot: Hardware design library querying with natural language. arXiv:2407.12749. Retrieved from https:\/\/arxiv.org\/abs\/2407.12749"},{"key":"e_1_3_1_157_2","doi-asserted-by":"crossref","unstructured":"Supparesk Rittikulsittichai and Thitirat Siriborvornratanakul. 2024. An intelligent chatbot assistant for comprehensive troubleshooting guidelines and knowledge repository in printed circuit board production. IEEE Transactions on Artificial Intelligence 6 5 (2024) 1259\u20131268.","DOI":"10.1109\/TAI.2024.3521873"},{"key":"e_1_3_1_158_2","doi-asserted-by":"crossref","unstructured":"Luyao Shi Michael Kazda Bradley Sears Nick Shropshire and Ruchir Puri. 2024. Ask-EDA: A design assistant empowered by LLM hybrid RAG and abbreviation de-hallucination. arXiv:2406.06575. Retrieved from https:\/\/arxiv.org\/abs\/2406.06575","DOI":"10.1109\/LAD62341.2024.10691824"},{"key":"e_1_3_1_159_2","unstructured":"Ning Xu Zhaoyang Zhang Lei Qi Wensuo Wang Chao Zhang Zihao Ren Huaiyuan Zhang Xin Cheng Yanqi Zhang Zhichao Liu et\u00a0al. 2024. ChipExpert: The open-source integrated-circuit-design-specific large language model. arXiv:2408.00804. Retrieved from https:\/\/arxiv.org\/abs\/2408.00804"},{"key":"e_1_3_1_160_2","unstructured":"Chenhui Deng Yunsheng Bai and Haoxing Ren. 2024. ChipAlign: Instruction alignment in large language models for chip design via geodesic interpolation. arXiv:2412.19819. Retrieved from https:\/\/arxiv.org\/abs\/2412.19819"},{"key":"e_1_3_1_161_2","doi-asserted-by":"publisher","DOI":"10.1109\/MECO62516.2024.10577923"},{"key":"e_1_3_1_162_2","first-page":"1","volume-title":"Proceedings of the 2024 ACM\/IEEE International Symposium on Machine Learning for CAD","author":"Wang Li-C","year":"2024","unstructured":"Li-C Wang. 2024. LLM-Assisted analytics in semiconductor test. In Proceedings of the 2024 ACM\/IEEE International Symposium on Machine Learning for CAD. 1\u20137."},{"key":"e_1_3_1_163_2","unstructured":"Lejla Skelic Yan Xu Matthew Cox Wenjie Lu Tao Yu and Ruonan Han. 2025. CIRCUIT: A benchmark for circuit interpretation and reasoning capabilities of LLMs. arXiv:2502.07980. Retrieved from https:\/\/arxiv.org\/abs\/2502.07980"},{"key":"e_1_3_1_164_2","unstructured":"Yichen Shi Zhuofu Tao Yuhao Gao Tianjia Zhou Cheng Chang Yaxing Wang Bingyu Chen Genhao Zhang Alvin Liu Zhiping Yu et\u00a0al. 2024. AMSnet-KG: A netlist dataset for LLM-based AMS circuit auto-design using knowledge graph RAG. arXiv:2411.13560. Retrieved from https:\/\/arxiv.org\/abs\/2411.13560"},{"key":"e_1_3_1_165_2","unstructured":"Hong Cai Chen Longchang Wu Ming Gao Lingrui Shen Jiarui Zhong and Yipin Xu. 2024. DocEDA: Automated extraction and design of analog circuits from documents with large language model. arXiv:2412.05301. Retrieved from https:\/\/arxiv.org\/abs\/2412.05301"},{"key":"e_1_3_1_166_2","unstructured":"Siyu Qiu Benjamin Tan and Hammond Pearce. 2024. Explaining EDA synthesis errors with LLMs. arXiv:2404.07235. Retrieved from https:\/\/arxiv.org\/abs\/2404.07235"},{"key":"e_1_3_1_167_2","article-title":"LADAC: Large language model-driven auto-designer for analog circuits","author":"Liu Chengjie","year":"2024","unstructured":"Chengjie Liu, Yijiang Liu, Yuan Du, and Li Du. 2024. LADAC: Large language model-driven auto-designer for analog circuits. Authorea Preprints (2024).","journal-title":"Authorea Preprints"},{"key":"e_1_3_1_168_2","unstructured":"Chengjie Liu Weiyu Chen Anlan Peng Yuan Du Li Du and Jun Yang. 2024. AmpAgent: An LLM-based multi-agent system for multi-stage amplifier schematic design from literature for process and performance porting. arXiv:2409.14739. Retrieved from https:\/\/arxiv.org\/abs\/2409.14739"},{"key":"e_1_3_1_169_2","unstructured":"Guojin Chen Keren Zhu Seunggeun Kim Hanqing Zhu Yao Lai Bei Yu and David Z. Pan. 2024. LLM-Enhanced bayesian optimization for efficient analog layout constraint generation. arXiv:2406.05250. Retrieved from https:\/\/arxiv.org\/abs\/2406.05250"},{"key":"e_1_3_1_170_2","unstructured":"Yuxuan Yin Yu Wang Boxun Xu and Peng Li. 2024. ADO-LLM: Analog design bayesian optimization with in-context learning of large language models. arXiv:2406.18770. Retrieved from https:\/\/arxiv.org\/abs\/2406.18770"},{"key":"e_1_3_1_171_2","unstructured":"Dimple Vijay Kochar Hanrui Wang Anantha Chandrakasan and Xin Zhang. 2024. LEDRO: LLM-enhanced design space reduction and optimization for analog circuits. arXiv:2411.12930. Retrieved from https:\/\/arxiv.org\/abs\/2411.12930"},{"key":"e_1_3_1_172_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691855"},{"key":"e_1_3_1_173_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697736"},{"key":"e_1_3_1_174_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617906"},{"key":"e_1_3_1_175_2","doi-asserted-by":"crossref","unstructured":"Jienan Chen Jun Tu Hao Wang Jie Zheng Hao Liu Shenglong Bai Xiantuo He and Weikang Qian. 2024. GPCB routing: Generative pre-trained transformers based printed circuit board routing method. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 4 (2024) 1420\u20131433.","DOI":"10.1109\/TCAD.2024.3486241"},{"key":"e_1_3_1_176_2","unstructured":"Weihua Xiao Venkata Sai Charan Putrevu Raghu Vamshi Hemadri Siddharth Garg and Ramesh Karri. 2024. PrefixLLM: LLM-aided prefix circuit design. arXiv:2412.02594. Retrieved from https:\/\/arxiv.org\/abs\/2412.02594"},{"key":"e_1_3_1_177_2","unstructured":"Zesong Jiang Qing Zhang Cheng Liu Long Cheng Huawei Li and Xiaowei Li. 2024. Iicpilot: An intelligent integrated circuit backend design framework using open eda. arXiv:2407.12576. Retrieved from https:\/\/arxiv.org\/abs\/2407.12576"},{"key":"e_1_3_1_178_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691722"},{"key":"e_1_3_1_179_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697618"},{"key":"e_1_3_1_180_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697742"},{"key":"e_1_3_1_181_2","doi-asserted-by":"crossref","unstructured":"Reza Moravej Saurabh Bodhe Zhanguang Zhang Didier Chetelat Dimitrios Tsaras Yingxue Zhang Hui-Ling Zhen Jianye Hao and Mingxuan Yuan. 2024. The graph\u2019s apprentice: Teaching an LLM low level knowledge for circuit quality estimation. arXiv:2411.00843. Retrieved from https:\/\/arxiv.org\/abs\/2411.00843","DOI":"10.24963\/ijcai.2024\/1033"},{"key":"e_1_3_1_182_2","unstructured":"Ali Emre Oztas and Mahdi Jelodari. 2024. Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024). arXiv:2412.01604. Retrieved from https:\/\/arxiv.org\/abs\/2412.01604"},{"key":"e_1_3_1_183_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3639700"},{"key":"e_1_3_1_184_2","unstructured":"Ruizhe Zhong Xingbo Du Shixiong Kai Zhentao Tang Siyuan Xu Hui-Ling Zhen Jianye Hao Qiang Xu Mingxuan Yuan and Junchi Yan. 2023. Llm4eda: Emerging progress in large language models for electronic design automation. arXiv:2401.12224. Retrieved from https:\/\/arxiv.org\/abs\/2401.12224"},{"key":"e_1_3_1_185_2","doi-asserted-by":"publisher","DOI":"10.1145\/3715324"},{"key":"e_1_3_1_186_2","article-title":"The potential of llms in hardware design","author":"Alsaqer Shadan","year":"2024","unstructured":"Shadan Alsaqer, Sarah Alajmi, Imtiaz Ahmad, and Mohammad Alfailakawi. 2024. The potential of llms in hardware design. Journal of Engineering Research (2024).","journal-title":"Journal of Engineering Research"},{"key":"e_1_3_1_187_2","unstructured":"Kangwei Xu Ruidi Qiu Zhuorui Zhao Grace Li Zhang Ulf Schlichtmann and Bing Li. 2024. LLM-aided efficient hardware design automation. arXiv:2410.18582. Retrieved from https:\/\/arxiv.org\/abs\/2410.18582"},{"key":"e_1_3_1_188_2","doi-asserted-by":"crossref","unstructured":"Zhuolun He Yuan Pu Haoyuan Wu Yuhan Qiu Tairu Qiu and Bei Yu. 2025. Large language models for EDA: From assistants to agents. Foundations and Trends\u00ae in Electronic Design Automation 14 4 (2025) 295\u2013314.","DOI":"10.1561\/1000000063-2"},{"key":"e_1_3_1_189_2","doi-asserted-by":"crossref","unstructured":"Zeng Wang Lilas Alrahis Likhitha Mankali Johann Knechtel and Ozgur Sinanoglu. 2024. LLMs and the future of chip design: Unveiling security risks and building trust. arXiv:2405.07061. Retrieved from https:\/\/arxiv.org\/abs\/2405.07061","DOI":"10.1109\/ISVLSI61997.2024.00076"},{"key":"e_1_3_1_190_2","doi-asserted-by":"crossref","unstructured":"Dipayan Saha Shams Tarek Katayoon Yahyaei Sujan Kumar Saha Jingbo Zhou Mark Tehranipoor and Farimah Farahmandi. 2024. Llm for soc security: A paradigm shift. IEEE Access 12 (2024) 155498\u2013155521.","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"e_1_3_1_191_2","doi-asserted-by":"crossref","unstructured":"Mohammad Akyash and Hadi Mardani Kamali. 2024. Evolutionary large language models for hardware security: A comparative survey. arXiv:2404.16651. Retrieved from https:\/\/arxiv.org\/abs\/2404.16651","DOI":"10.1145\/3649476.3660390"},{"key":"e_1_3_1_192_2","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho Yu Huang Sadaf Khan Min Li Xingquan Li Yun Liang et\u00a0al. 2024. The dawn of ai-native eda: Promises and challenges of large circuit models. arXiv:2403.07257. Retrieved from https:\/\/arxiv.org\/abs\/2403.07257"},{"key":"e_1_3_1_193_2","doi-asserted-by":"crossref","unstructured":"Khushboo Qayyum Sallar Ahmadi-Pour Chandan Kumar Jha Muhammad Hassan and Rolf Drechsler. 2024. LLMs for hardware verification: Frameworks techniques and future directions. In Proceedings of the IEEE Asian Test Symposium (2024) 1\u20136.","DOI":"10.1109\/ATS64447.2024.10915476"},{"key":"e_1_3_1_194_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3635277"},{"key":"e_1_3_1_195_2","unstructured":"Synopsys Editorial Staff. 2019. The 6 Levels of Vehicle Autonomy Explained. (Apr 2019). Accessed: 2024-09-30. Retrieved from https:\/\/www.synopsys.com\/blogs\/chip-design\/autonomous-driving-levels.html"},{"key":"e_1_3_1_196_2","doi-asserted-by":"crossref","unstructured":"Yifan Yao Jinhao Duan Kaidi Xu Yuanfang Cai Zhibo Sun and Yue Zhang. 2024. A survey on large language model (llm) security and privacy: The good the bad and the ugly. High-Confidence Computing 4 2 (2024) 100211.","DOI":"10.1016\/j.hcc.2024.100211"},{"key":"e_1_3_1_197_2","first-page":"2633","volume-title":"Proceedings of the 30th USENIX Security Symposium (USENIX Security\u201921)","author":"Carlini Nicholas","year":"2021","unstructured":"Nicholas Carlini, Florian Tramer, Eric Wallace, Matthew Jagielski, Ariel Herbert-Voss, Katherine Lee, Adam Roberts, Tom Brown, Dawn Song, Ulfar Erlingsson, et\u00a0al. 2021. Extracting training data from large language models. In Proceedings of the 30th USENIX Security Symposium (USENIX Security\u201921). 2633\u20132650."},{"key":"e_1_3_1_198_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00474"},{"key":"e_1_3_1_199_2","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2023.trustnlp-1.18"},{"key":"e_1_3_1_200_2","unstructured":"Zhaohan Xi Tianyu Du Changjiang Li Ren Pang Shouling Ji Jinghui Chen Fenglong Ma and Ting Wang. 2024. Defending pre-trained language models as few-shot learners against backdoor attacks. Advances in Neural Information Processing Systems 36 (2024) 32748\u201332764."},{"key":"e_1_3_1_201_2","doi-asserted-by":"publisher","DOI":"10.1145\/3571730"},{"key":"e_1_3_1_202_2","unstructured":"Rickard Stureborg Dimitris Alikaniotis and Yoshi Suhara. 2024. Large language models are inconsistent and biased evaluators. arXiv:2405.01724. Retrieved from https:\/\/arxiv.org\/abs\/2405.01724"},{"key":"e_1_3_1_203_2","unstructured":"Ziwei Ji Tiezheng Yu Yan Xu Nayeon Lee Etsuko Ishii and Pascale Fung. 2023. Towards mitigating hallucination in large language models via self-reflection. arXiv:2310.06271. Retrieved from https:\/\/arxiv.org\/abs\/2310.06271"},{"key":"e_1_3_1_204_2","doi-asserted-by":"crossref","unstructured":"Kurt Shuster Spencer Poff Moya Chen Douwe Kiela and Jason Weston. 2021. Retrieval augmentation reduces hallucination in conversation. arXiv:2104.07567. Retrieved from https:\/\/arxiv.org\/abs\/2104.07567","DOI":"10.18653\/v1\/2021.findings-emnlp.320"},{"key":"e_1_3_1_205_2","unstructured":"Miao Xiong Zhiyuan Hu Xinyang Lu Yifei Li Jie Fu Junxian He and Bryan Hooi. 2023. Can llms express their uncertainty? An empirical evaluation of confidence elicitation in llms. arXiv:2306.13063. Retrieved from https:\/\/arxiv.org\/abs\/2306.13063"},{"key":"e_1_3_1_206_2","doi-asserted-by":"publisher","DOI":"10.1109\/HONET63146.2024.10822885"},{"key":"e_1_3_1_207_2","doi-asserted-by":"publisher","DOI":"10.1126\/science.adj0998"},{"key":"e_1_3_1_208_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-024-82501-9"},{"key":"e_1_3_1_209_2","unstructured":"Pablo Villalobos Anson Ho Jaime Sevilla Tamay Besiroglu Lennart Heim and Marius Hobbhahn. 2024. Will we run out of data? Limits of LLM scaling based on human-generated data. arXiv:2211.04325. Retrieved from https:\/\/arxiv.org\/abs\/2211.04325"},{"key":"e_1_3_1_210_2","doi-asserted-by":"crossref","unstructured":"Lin Long Rui Wang Ruixuan Xiao Junbo Zhao Xiao Ding Gang Chen and Haobo Wang. 2024. On llms-driven synthetic data generation curation and evaluation: A survey. arXiv:2406.15126. Retrieved from https:\/\/arxiv.org\/abs\/2406.15126","DOI":"10.18653\/v1\/2024.findings-acl.658"},{"key":"e_1_3_1_211_2","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2024.findings-acl.97"},{"key":"e_1_3_1_212_2","doi-asserted-by":"crossref","unstructured":"Yizhong Wang Yeganeh Kordi Swaroop Mishra Alisa Liu Noah A. Smith Daniel Khashabi and Hannaneh Hajishirzi. 2022. Self-instruct: Aligning language models with self-generated instructions. arXiv:2212.10560. Retrieved from https:\/\/arxiv.org\/abs\/2212.10560","DOI":"10.18653\/v1\/2023.acl-long.754"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3736167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T12:21:49Z","timestamp":1761135709000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3736167"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,21]]},"references-count":211,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025,11,30]]}},"alternative-id":["10.1145\/3736167"],"URL":"https:\/\/doi.org\/10.1145\/3736167","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,21]]},"assertion":[{"value":"2024-10-04","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-05-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-10-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}