{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:31:54Z","timestamp":1775745114870,"version":"3.50.1"},"reference-count":71,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"name":"EU Horizon Europe programme PRIVATEER","award":["101096110"],"award-info":[{"award-number":["101096110"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2025,6,30]]},"abstract":"<jats:p>The need for increased memory capacity, which also needs to be affordable and sustainable, leads to the adoption of heterogeneous memory hierarchies, combining DRAM and NVM technologies. This work proposes a memory management methodology that relies on multi-objective optimization in terms of performance, energy consumption and impact on NVM\u2019s lifetime, for applications deployed on heterogeneous (i.e., DRAM\/NVM) memory systems. We propose a scalable and lightweight data structure exploration flow for supporting data type refinement based on access pattern analysis, enhanced with a weighted-based data placement decision support for multi-objective exploration and optimization. The evaluation of the methodology was performed both on emulated and real DRAM\/NVM hardware for different applications and data placement algorithms. The experimental results show up to 58.7% lower execution time and 48.3% less energy consumption compared with the results obtained by the initial versions of the applications. Moreover, we observed 72.6% less NVM write operations, which can significantly extend the lifetime of the NVM memory. Finally, thorough evaluation shows that the methodology is flexible and scalable, as it can integrate different data placement algorithms and NVM technologies and requires reasonable exploration time.<\/jats:p>","DOI":"10.1145\/3736174","type":"journal-article","created":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T11:15:21Z","timestamp":1747394121000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Performance, Energy and NVM Lifetime-Aware Data Structure Refinement and Placement for Heterogeneous Memory Systems"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8116-3503","authenticated-orcid":false,"given":"Manolis","family":"Katsaragakis","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, National Technical University of Athens","place":["Zografou, Greece"]},{"name":"KU Leuven","place":["Zografou, Greece"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4606-2912","authenticated-orcid":false,"given":"Christos","family":"Baloukas","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, National Technical University of Athens","place":["Zografou, Greece"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7374-4156","authenticated-orcid":false,"given":"Lazaros","family":"Papadopoulos","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Democritus University of Thrace","place":["Thrace, Greece"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC","place":["Leuven, Netherlands"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens - Zografou Campus","place":["Zografou, Greece"]}]}],"member":"320","published-online":{"date-parts":[[2025,7,2]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"2024. Chrono Physics Engine. Retrieved from https:\/\/projectchrono.org\/"},{"key":"e_1_3_2_3_2","unstructured":"2024. EXTRAE. Retrieved from https:\/\/tools.bsc.es\/sites\/default\/files\/documentation\/extrae-3.2.1-user-guide.pdf"},{"key":"e_1_3_2_4_2","unstructured":"2024. HP Quartz Emulator. Retrieved from https:\/\/github.com\/HewlettPackard\/quartz"},{"key":"e_1_3_2_5_2","unstructured":"2024. Intel Vtune Profiler. Retrieved from https:\/\/software.intel.com\/en-us\/vtune"},{"key":"e_1_3_2_6_2","unstructured":"2024. Micron\u2019s Perspective on Impact of CXL on DRAM Bit Growth Rate. Retrieved from https:\/\/www.micron.com\/content\/dam\/micron\/global\/public\/products\/white-paper\/cxl-impact-dram-bit-growth-white-paper.pdf"},{"key":"e_1_3_2_7_2","unstructured":"2024. MLC. Retrieved from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html"},{"key":"e_1_3_2_8_2","unstructured":"2024. Optane DC Specs. Retrieved from https:\/\/www.mouser.com\/datasheet\/2\/612\/optane-dc-persistent-memory-brief-1710301.pdf"},{"key":"e_1_3_2_9_2","unstructured":"2024. Performance Counter Monitor. Retrieved from https:\/\/github.com\/opcm\/pcm"},{"key":"e_1_3_2_10_2","unstructured":"2024. PMDK. Retrieved from https:\/\/github.com\/pmem\/pmdk"},{"key":"e_1_3_2_11_2","unstructured":"2024. Valgrind. Retrieved from https:\/\/valgrind.org\/info\/about.html"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10572-7"},{"key":"e_1_3_2_13_2","volume-title":"Generic Programming and the STL: Using and Extending the C++ Standard Template Library","author":"Austern Matthew H.","year":"1998","unstructured":"Matthew H. Austern. 1998. Generic Programming and the STL: Using and Extending the C++ Standard Template Library. Addison-Wesley Longman Publishing Co., Inc."},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926284"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.5555\/1519540.1519699"},{"key":"e_1_3_2_17_2","unstructured":"Emery D. Berger. 2020. Scalene: Scripting-language aware profiling for python. arXiv:2006.03879. Retrieved from https:\/\/arxiv.org\/abs\/2006.03879"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131848"},{"key":"e_1_3_2_19_2","volume-title":"International Workshop on AI-Assisted Design for Architecture (AIDArc\u201919), Held in Conjunction with ISCA","author":"Braun Peter","year":"2019","unstructured":"Peter Braun and Heiner Litz. 2019. Understanding memory access patterns for prefetching. In International Workshop on AI-Assisted Design for Architecture (AIDArc\u201919), Held in Conjunction with ISCA."},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9871-0"},{"key":"e_1_3_2_21_2","first-page":"1","volume-title":"ACM Transactions on Computer Systems (TOCS)","year":"2022","unstructured":"Chen Lei, Zhao Jiacheng, Wang Chenxi, Cao Ting, Zigman John, Volos Haris, Mutlu Onur, Lv Fang, Feng Xiaobing, Xu Guoqing Harry, and Cui Huimin. 2022. Unified holistic memory management supporting multiple big data processing frameworks over hybrid memories. ACM Transactions on Computer Systems (TOCS) 39, 1-4 (2022), 1\u201338."},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385988"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377922"},{"key":"e_1_3_2_24_2","doi-asserted-by":"crossref","unstructured":"Israel Cohen Yiteng Huang Jingdong Chen Jacob Benesty Jacob Benesty Jingdong Chen Yiteng Huang and Israel Cohen. 2009. Pearson correlation coefficient. Noise Reduction in Speech Processing (2009) 1\u20134.","DOI":"10.1007\/978-3-642-00296-0_5"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3286475.3286484"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11023-020-09548-1"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.5555\/1209014"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2018.8711335"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2949408"},{"key":"e_1_3_2_30_2","first-page":"1919","volume-title":"International Conference on Machine Learning","author":"Hashemi Milad","year":"2018","unstructured":"Milad Hashemi, Kevin Swersky, Jamie Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, and Parthasarathy Ranganathan. 2018. Learning memory access patterns. In International Conference on Machine Learning. PMLR, 1919\u20131928."},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742886"},{"key":"e_1_3_2_32_2","doi-asserted-by":"crossref","unstructured":"Michael Hennecke. 2020. Daos: A scale-out high performance storage stack for storage class memory. Supercomputing Frontiers 40 (2020).","DOI":"10.1007\/978-3-030-48842-0_3"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.5555\/1390681.1390714"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-809194-4.00010-7"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993509"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.14778\/3476311.3476406"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC56025.2022.00022"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW59300.2023.00157"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774666"},{"key":"e_1_3_2_41_2","volume-title":"14th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 12th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM\u201923)","author":"Katsaragakis Manolis","year":"2023","unstructured":"Manolis Katsaragakis, Konstantinos Stavrakakis, Dimosthenis Masouros, Lazaros Papadopoulos, and Dimitrios Soudris. 2023. Adjacent LSTM-based page scheduling for hybrid DRAM\/NVM memory systems. In 14th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 12th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM\u201923). Schloss Dagstuhl-Leibniz-Zentrum f\u00fcr Informatik."},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3240774"},{"key":"e_1_3_2_43_2","article-title":"Optimizing heap memory object placement in the hybrid memory system with energy constraints","author":"Kim Taeuk","year":"2020","unstructured":"Taeuk Kim, Safdar Jamil, Joongeon Park, and Youngjae Kim. 2020. Optimizing heap memory object placement in the hybrid memory system with energy constraints. IEEE Access 36, 8 (2021), 140\u2013157.","journal-title":"IEEE Access"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER59578.2024.00040"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3465998.3466008"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359635"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3570361.3592503"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.14778\/3352063.3352141"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2973134"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00063"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378511"},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCHPC51950.2020.00012"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/3488423.3519324"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA.2019.8822203"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3533855"},{"key":"e_1_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3366626.3368125"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357541"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00098"},{"key":"e_1_3_2_61_2","doi-asserted-by":"crossref","unstructured":"Lillian Pentecost Alexander Hankin Marco Donato Mark Hempstead Gu-Yeon Wei and David Brooks. 2022. NVMExplorer: A framework for cross-stack comparisons of embedded non-volatile memories. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE Computer Society 938\u2013956.","DOI":"10.1109\/HPCA53966.2022.00073"},{"key":"e_1_3_2_62_2","doi-asserted-by":"crossref","unstructured":"Eliseu Pereira Jo\u00e3o Reis Rosaldo JF Rossetti and Gil Gon\u00e7alves. 2024. A zero-shot learning approach for task allocation optimization in cyber-physical systems. IEEE Transactions on Industrial Cyber-Physical Systems 2 (2024) 90\u201397.","DOI":"10.1109\/TICPS.2024.3392151"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927160"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00057"},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2017.8115646"},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.96"},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108122"},{"key":"e_1_3_2_68_2","article-title":"An effective dram cache architecture for scale-out servers","author":"Volos Stavros","year":"2016","unstructured":"Stavros Volos, Djordje Jevdjic, Babak Falsafi, and Boris Grot. 2016. An effective dram cache architecture for scale-out servers. Technical Report (2016).","journal-title":"Technical Report"},{"key":"e_1_3_2_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314650"},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1145\/3372783"},{"key":"e_1_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00019"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3736174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T12:20:52Z","timestamp":1751458852000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3736174"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,30]]},"references-count":71,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,6,30]]}},"alternative-id":["10.1145\/3736174"],"URL":"https:\/\/doi.org\/10.1145\/3736174","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,30]]},"assertion":[{"value":"2024-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-30","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-07-02","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}