{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T14:15:48Z","timestamp":1754144148396,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1145\/3736227.3736230","type":"proceedings-article","created":{"date-parts":[[2025,7,10]],"date-time":"2025-07-10T08:03:02Z","timestamp":1752134582000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Locality in Flat Memory with CXL for In-Memory Database Management Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4404-2934","authenticated-orcid":false,"given":"Minseon","family":"Ahn","sequence":"first","affiliation":[{"name":"SAP Labs Korea, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8505-0936","authenticated-orcid":false,"given":"Thomas","family":"Willhalm","sequence":"additional","affiliation":[{"name":"Intel Deutschland GmbH, Feldkirchen, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2382-0664","authenticated-orcid":false,"given":"Donghun","family":"Lee","sequence":"additional","affiliation":[{"name":"SAP Labs Korea, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9671-0856","authenticated-orcid":false,"given":"Norman","family":"May","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8011-7652","authenticated-orcid":false,"given":"Jungmin","family":"Kim","sequence":"additional","affiliation":[{"name":"SAP Labs Korea, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6146-3365","authenticated-orcid":false,"given":"Daniel","family":"Ritter","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3873-5849","authenticated-orcid":false,"given":"Oliver","family":"Rebholz","sequence":"additional","affiliation":[{"name":"SAP SE, Walldorf, Germany"}]}],"member":"320","published-online":{"date-parts":[[2025,7,10]]},"reference":[{"key":"e_1_3_3_1_2_2","first-page":"8:1\u20138:5","volume-title":"DaMoN","author":"Ahn Minseon","year":"2022","unstructured":"Minseon Ahn, Andrew Chang, Donghun Lee, Jongmin Gim, Jungmin Kim, Jaemin Jung, Oliver Rebholz, Vincent Pham, Krishna\u00a0T. Malladi, and Yang-Seok Ki. 2022. Enabling CXL Memory Expansion for In-Memory Database Management Systems. In DaMoN. ACM, 8:1\u20138:5. doi:10.1145\/3533737.3535090"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Minseon Ahn Thomas Willhalm Norman May Donghun Lee Suprasad\u00a0Mutalik Desai Daniel Booss Jungmin Kim Navneet Singh Daniel Ritter and Oliver Rebholz. 2024. An Examination of CXL Memory Use Cases for In-Memory Database Management Systems using SAP HANA. Proceedings of the VLDB Endowment 17 12 (2024) 3827\u20133840.","DOI":"10.14778\/3685800.3685809"},{"key":"e_1_3_3_1_4_2","volume-title":"CXL","author":"Consortium Compute Express\u00a0Link","year":"2024","unstructured":"Compute Express\u00a0Link Consortium. 2024. CXL. https:\/\/www.computeexpresslink.org\/"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Debendra Das\u00a0Sharma Robert Blankenship and Daniel Berger. 2024. An Introduction to the Compute Express Link (CXL) Interconnect. ACM Comput. Surv. 56 11 Article 290 (July 2024) 37\u00a0pages. doi:10.1145\/3669900","DOI":"10.1145\/3669900"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Franz Faerber Alfons Kemper Per-\u00c5ke Larson Justin\u00a0J. Levandoski Thomas Neumann and Andrew Pavlo. 2017. Main Memory Database Systems. Found. Trends Databases 8 1-2 (2017) 1\u2013130. doi:10.1561\/1900000058","DOI":"10.1561\/1900000058"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Boris Gruschko Kihong Kim Hyunjun Kim Taehyung Lee Michael Mueller and Daniel Ritter. 2025. Elastic Compute in SAP HANA Cloud by Example of SAP Integrated Business Planning. Datenbank-Spektrum (2025) 1\u201312.","DOI":"10.1007\/s13222-025-00497-6"},{"key":"e_1_3_3_1_9_2","volume-title":"Opportunities and Challenges For Compute Express Link (CXL)","author":"Hayden Reece","year":"2024","unstructured":"Reece Hayden and Paul Schell. 2024. Opportunities and Challenges For Compute Express Link (CXL). Technical Report. ABI research."},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00036"},{"volume-title":"Intel\u00ae OptaneTM Persistent Memory Start Up Guide","year":"2020","key":"e_1_3_3_1_11_2","unstructured":"Intel. 2020. Intel\u00ae OptaneTM Persistent Memory Start Up Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/841964\/intel-optane-persistent-memory-start-up-guide.html"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Djordje Jevdjic Stavros Volos and Babak Falsafi. 2013. Die-stacked dram caches for servers: Hit ratio latency or bandwidth? have it all with footprint cache. ACM SIGARCH Computer Architecture News 41 3 (2013) 404\u2013415.","DOI":"10.1145\/2508148.2485957"},{"key":"e_1_3_3_1_15_2","volume-title":"Upgrading ACPI tables via initrd","author":"Community Linux kernel\u00a0development","year":"2024","unstructured":"Linux kernel\u00a0development Community. 2024. Upgrading ACPI tables via initrd. https:\/\/docs.kernel.org\/admin-guide\/acpi\/initrd_table_override.html"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3722212.3724436"},{"key":"e_1_3_3_1_17_2","series-title":"(DaMoN \u201923)","first-page":"35\u2013\u201343","volume-title":"DaMoN","author":"Lee Donghun","year":"2023","unstructured":"Donghun Lee, Thomas Willhalm, Minseon Ahn, Suprasad Mutalik\u00a0Desai, Daniel Booss, Navneet Singh, Daniel Ritter, Jungmin Kim, and Oliver Rebholz. 2023. Elastic Use of Far Memory for In-Memory Database Management Systems. In DaMoN(DaMoN \u201923). ACM, 35\u2013\u201343. doi:10.1145\/3592980.3595311"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Yongjun Lee Jongwon Kim Hakbeom Jang Hyunggyun Yang Jangwoo Kim Jinkyu Jeong and Jae\u00a0W Lee. 2015. A fully associative tagless DRAM cache. ACM SIGARCH computer architecture news 43 3S (2015) 211\u2013222.","DOI":"10.1145\/2872887.2750383"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_3_1_21_2","unstructured":"Jinshu Liu Hamid Hadian Hanchen Xu Daniel\u00a0S Berger and Huaicheng Li. 2024. Dissecting CXL Memory Performance at Scale: Analysis Modeling and Optimization. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2409.14317 (2024)."},{"key":"e_1_3_3_1_22_2","unstructured":"Hasan\u00a0Al Maruf Hao Wang Abhishek Dhanotia Johannes Weiner Niket Agarwal Pallab Bhattacharya Chris Petersen Mosharaf Chowdhury Shobhit\u00a0O. Kanaujia and Prakash Chauhan. 2022. TPP: Transparent Page Placement for CXL-Enabled Tiered Memory. CoRR abs\/2206.02878 (2022). doi:10.48550\/arXiv.2206.02878 arXiv:https:\/\/arXiv.org\/abs\/2206.02878"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3722212.3724452"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641722"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"Sparsh Mittal and Jeffrey\u00a0S Vetter. 2015. A survey of techniques for architecting DRAM caches. IEEE Transactions on Parallel and Distributed Systems 27 6 (2015) 1852\u20131863.","DOI":"10.1109\/TPDS.2015.2461155"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895633"},{"key":"e_1_3_3_1_27_2","volume-title":"Intel\u00ae Performance Counter Monitor","author":"PCM Intel\u00ae","year":"2023","unstructured":"Intel\u00ae PCM. 2023. Intel\u00ae Performance Counter Monitor. https:\/\/github.com\/intel\/pcm"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559846"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"Hasso Plattner. 2014. The Impact of Columnar In-memory Databases on Enterprise Systems: Implications of Eliminating Transaction-maintained Aggregates. Proc. VLDB Endow. 7 13 (Aug. 2014) 1722\u20131729. doi:10.14778\/2733004.2733074","DOI":"10.14778\/2733004.2733074"},{"volume-title":"Persistent Memory Development Kit","year":"2004","key":"e_1_3_3_1_30_2","unstructured":"PMDK. 2004. Persistent Memory Development Kit. https:\/\/pmem.io\/pmdk\/"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"crossref","unstructured":"Iraklis Psaroudakis Florian Wolf Norman May Thomas Neumann Alexander Boehm Anastasia Ailamaki and Kai-Uwe Sattler. 2015. Scaling Up Mixed Workloads: A Battle of Data Freshness Flexibility and Scheduling. Performance Characterization And Benchmarking: Traditional To Big Data 8904 (2015) 16. 97\u2013112. doi:10.1007\/978-3-319-15350-67","DOI":"10.1007\/978-3-319-15350-6_7"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"crossref","unstructured":"Reza Sherkat Colin Florendo Mihnea Andrei Rolando Blanco Adrian Dragusanu Amit Pathak Pushkar Khadilkar Neeraj Kulkarni Christian Lemke Sebastian Seifert Sarika Iyer Sasikanth Gottapu Robert Schulze Chaitanya Gottipati Nirvik Basak Yanhong Wang Vivek Kandiyanallur Santosh Pendap Dheren Gala Rajesh Almeida and Prasanta Ghosh. 2019. Native store extension for SAP HANA. Proc. VLDB Endow. 12 12 (aug 2019) 2047\u20132058. doi:10.14778\/3352063.3352123","DOI":"10.14778\/3352063.3352123"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213946"},{"key":"e_1_3_3_1_36_2","unstructured":"Kevin Song Jiacheng Yang Sihang Liu and Gennady Pekhimenko. 2023. Lightweight Frequency-Based Tiering for CXL Memory Systems. arxiv:https:\/\/arXiv.org\/abs\/2312.04789\u00a0[cs.DC] https:\/\/arxiv.org\/abs\/2312.04789"},{"volume-title":"TPC-C","year":"2023","key":"e_1_3_3_1_37_2","unstructured":"TPC-C. 2023. TPC-C. https:\/\/www.tpc.org\/tpcc\/"},{"volume-title":"TPC-DS","year":"2023","key":"e_1_3_3_1_38_2","unstructured":"TPC-DS. 2023. TPC-DS. https:\/\/www.tpc.org\/tpcds\/"},{"key":"e_1_3_3_1_39_2","volume-title":"Advanced Configuration and Power Interface (ACPI) Specification","author":"UEFI\u00a0Forum Inc.","year":"2022","unstructured":"Inc. UEFI\u00a0Forum. 2022. Advanced Configuration and Power Interface (ACPI) Specification. https:\/\/uefi.org\/sites\/default\/files\/resources\/ACPI_Spec_6_5_Aug29.pdf"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. 1995. Hitting the memory wall: Implications of the obvious. ACM SIGARCH computer architecture news 23 1 (1995) 20\u201324.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"},{"key":"e_1_3_3_1_43_2","first-page":"37","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel\u00a0S. Berger, Carl Waldspurger, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark\u00a0D. Hill, Mosharaf Chowdhury, and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24). USENIX Association, Santa Clara, CA, 37\u201356. https:\/\/www.usenix.org\/conference\/osdi24\/presentation\/zhong-yuhong"},{"key":"e_1_3_3_1_44_2","unstructured":"Zhe Zhou Yiqi Chen Tao Zhang Yang Wang Ran Shu Shuotao Xu Peng Cheng Lei Qu Yongqiang Xiong Jie Zhang and Guangyu Sun. 2024. NeoMem: Hardware\/Software Co-Design for CXL-Native Memory Tiering. arxiv:https:\/\/arXiv.org\/abs\/2403.18702\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2403.18702"}],"event":{"name":"SIGMOD\/PODS '25: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Berlin Germany","acronym":"DaMoN '25"},"container-title":["Proceedings of the 21st International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3736227.3736230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T09:18:04Z","timestamp":1752571084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3736227.3736230"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":43,"alternative-id":["10.1145\/3736227.3736230","10.1145\/3736227"],"URL":"https:\/\/doi.org\/10.1145\/3736227.3736230","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]},"assertion":[{"value":"2025-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}