{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T08:59:23Z","timestamp":1775638763902,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,7,10]]},"DOI":"10.1145\/3736548.3737828","type":"proceedings-article","created":{"date-parts":[[2025,6,23]],"date-time":"2025-06-23T09:10:22Z","timestamp":1750669822000},"page":"45-51","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Revisiting Memory Hierarchies with CMM-H: Use Device-side Caching to Integrate DRAM and SSD for a Hybrid CXL Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2608-7322","authenticated-orcid":false,"given":"Mohammadreza","family":"Soltaniyeh","sequence":"first","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5420-1361","authenticated-orcid":false,"given":"Gongjin","family":"Sun","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2731-4807","authenticated-orcid":false,"given":"Xuebin","family":"Yao","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9621-4656","authenticated-orcid":false,"given":"Amir","family":"Beygi","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0909-8488","authenticated-orcid":false,"given":"Ramdas","family":"Kachare","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0336-0234","authenticated-orcid":false,"given":"Dongwan","family":"Zhao","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8193-1867","authenticated-orcid":false,"given":"Hingkwan","family":"Huen","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5786-1730","authenticated-orcid":false,"given":"Andrew","family":"Chang","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0403-8704","authenticated-orcid":false,"given":"Senthil","family":"Murugesapandian","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0601-0410","authenticated-orcid":false,"given":"Caroline","family":"Kahn","sequence":"additional","affiliation":[{"name":"Memory Solutoins Lab, Samsung Semiconductor, Inc., San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Compute express link (cxl). https:\/\/computeexpresslink.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Cxl type 3 memory device software guide. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/643805\/cxl-memory-device-software-guide.html."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel agilex\u2122 7 fpga and soc fpga. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex\/7.html."},{"key":"e_1_3_2_1_4_1","unstructured":"Micron cxl memory expander. https:\/\/www.micron.com\/products\/memory\/cxl-memory."},{"key":"e_1_3_2_1_5_1","unstructured":"numactl. https:\/\/linux.die.net\/man\/8\/numactl."},{"key":"e_1_3_2_1_6_1","unstructured":"Samsung cxl solutions - cmm-h. https:\/\/semiconductor.samsung.com\/news-events\/tech-blog\/samsung-cxl-solutions-cmm-h\/."},{"key":"e_1_3_2_1_7_1","unstructured":"Sy-hynix cxl memory expander. https:\/\/news.skhynix.com\/sk-hynix-develops-ddr5-dram-cxltm-memory-to-expand-the-cxl-memory-ecosystem\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3229627"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3669900"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624175"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3237491"},{"key":"e_1_3_2_1_15_1","volume-title":"Memory latency checker v3.11a. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html","author":"Intel","year":"2024","unstructured":"Intel. Memory latency checker v3.11a. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html, 2024."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3240774"},{"key":"e_1_3_2_1_17_1","volume-title":"Memtier benchmark. https:\/\/github.com\/RedisLabs\/memtier_benchmark","author":"Lab R.","year":"2024","unstructured":"Lab, R. Memtier benchmark. https:\/\/github.com\/RedisLabs\/memtier_benchmark, 2024."},{"key":"e_1_3_2_1_18_1","volume-title":"Improving key-value cache performance with heterogeneous memory tiering: A case study of cxl-based memory expansion","author":"Lee K.","year":"2024","unstructured":"Lee, K., Kim, S., Lee, J., Moon, D., Kim, R., Kim, H., Ji, H., Mun, Y., and Joo, Y. Improving key-value cache performance with heterogeneous memory tiering: A case study of cxl-based memory expansion. IEEE Micro (2024)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_21_1","first-page":"2","article-title":"Compute express link (cxl): Enabling heterogeneous data-centric computing with heterogeneous memory hierarchy","volume":"43","author":"Sharma D. D","year":"2022","unstructured":"Sharma, D. D. Compute express link (cxl): Enabling heterogeneous data-centric computing with heterogeneous memory hierarchy. IEEE Micro 43, 2 (2022), 99--109.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"Computational cxl-memory solution for accelerating memory-intensive applications","volume":"22","author":"Sim J.","year":"2022","unstructured":"Sim, J., Ahn, S., Ahn, T., Lee, S., Rhee, M., Kim, J., Shin, K., Moon, D., Kim, E., and Park, K. Computational cxl-memory solution for accelerating memory-intensive applications. IEEE Computer Architecture Letters 22, 1 (2022), 5--8.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650061"},{"key":"e_1_3_2_1_25_1","first-page":"149","volume-title":"Proceedings of the 21st International Symposium on High-Performance Parallel and Distributed Computing (New York, NY, USA, 2012), HPDC '12, Association for Computing Machinery","author":"Ueno K.","unstructured":"Ueno, K., and Suzumura, T. Highly scalable graph search for the graph500 benchmark. In Proceedings of the 21st International Symposium on High-Performance Parallel and Distributed Computing (New York, NY, USA, 2012), HPDC '12, Association for Computing Machinery, p. 149--160."}],"event":{"name":"HotStorage '25: 17th ACM Workshop on Hot Topics in Storage and File Systems","location":"Boston MA USA","acronym":"HotStorage '25","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 17th ACM Workshop on Hot Topics in Storage and File Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3736548.3737828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T02:02:00Z","timestamp":1755914520000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3736548.3737828"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,10]]},"references-count":25,"alternative-id":["10.1145\/3736548.3737828","10.1145\/3736548"],"URL":"https:\/\/doi.org\/10.1145\/3736548.3737828","relation":{},"subject":[],"published":{"date-parts":[[2025,7,10]]},"assertion":[{"value":"2025-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}