{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T16:37:40Z","timestamp":1765298260635,"version":"3.46.0"},"publisher-location":"New York, NY, USA","reference-count":4,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,28]]},"DOI":"10.1145\/3742872.3757073","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T16:33:47Z","timestamp":1765298027000},"page":"23-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["RISC-TAE: Instruction Set Extension for Transformer Model Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-0886-8696","authenticated-orcid":false,"given":"Fei","family":"Liu","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8039-6689","authenticated-orcid":false,"given":"Yanping","family":"Shao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5338-139X","authenticated-orcid":false,"given":"Zhouquan","family":"Liu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7087-2528","authenticated-orcid":false,"given":"Jing","family":"Zhang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8989-8931","authenticated-orcid":false,"given":"Junbo","family":"Tie","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5681-0010","authenticated-orcid":false,"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4234-1359","authenticated-orcid":false,"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangdong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8307-6742","authenticated-orcid":false,"given":"Libo","family":"Huang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2025,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.2023.3311776"},{"key":"e_1_3_2_1_2_1","unstructured":"Cristina Silvano Daniele Ielmini Fabrizio Ferrandi Leandro Fiorin Serena Curzel Luca Benini Francesco Conti Angelo Garofalo Cristian Zambelli Enrico Calore et al. 2023. A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms. arXiv preprint arXiv:2306.15552 (2023)."},{"key":"e_1_3_2_1_3_1","volume-title":"RISC-VTF: RISC-V Based Extended Instruction Set for Transformer. In 2021 IEEE International Conference on Systems, Man, and Cybernetics (SMC). IEEE, 1565\u20131570","author":"Jiao Qiang","year":"2021","unstructured":"Qiang Jiao, Wei Hu, Fang Liu, and Yong Dong. 2021. RISC-VTF: RISC-V Based Extended Instruction Set for Transformer. In 2021 IEEE International Conference on Systems, Man, and Cybernetics (SMC). IEEE, 1565\u20131570."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"CASES '25: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems","location":"Taipei International Convention Center (TICC) Taipei Taiwan","acronym":"CASES '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","SIGBED ACM Special Interest Group on Embedded Systems","CEDA","IEEE CAS"]},"container-title":["Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3742872.3757073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T16:34:06Z","timestamp":1765298046000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3742872.3757073"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,28]]},"references-count":4,"alternative-id":["10.1145\/3742872.3757073","10.1145\/3742872"],"URL":"https:\/\/doi.org\/10.1145\/3742872.3757073","relation":{},"subject":[],"published":{"date-parts":[[2025,9,28]]},"assertion":[{"value":"2025-12-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}