{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T12:34:28Z","timestamp":1770726868708,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779184","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"258-264","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Gatling-V: An FPGA-based RISC-V Vector Core with Single-Issue, Multiple In-Flight Instruction Execution"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-9580-5247","authenticated-orcid":false,"given":"Farid","family":"Chalabi","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7924-8695","authenticated-orcid":false,"given":"Guy","family":"Lemieux","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, Canada"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554773"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851506"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.45"},{"key":"e_1_3_2_1_4_1","volume-title":"University of California","author":"Asanovi\u0107 Krste","unstructured":"Krste Asanovi\u0107. 1998. Vector Microprocessors. Ph.D. Dissertation. University of California, Berkeley. https:\/\/people.eecs.berkeley.edu\/ krste\/thesis.pdf"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629629"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145730"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"e_1_3_2_1_9_1","unstructured":"Yunsup Lee. 2016. Decoupled Vector-Fetch Architecture with a Scalarizing Compiler. Ph.D. Dissertation. University of California Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-117.pdf"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.14288\/1.0447717"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"e_1_3_2_1_12_1","unstructured":"D. Patterson and A. Waterman. 2017. SIMD instructions considered harmful. https:\/\/www.sigarch.org\/simd-instructions-considered-harmful\/. Presented at SIGARCH Blog."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"Michael Platzer and Peter Puschner. 2021. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021) (Leibniz International Proceedings in Informatics (LIPIcs) Vol. 196) Bj\u00f6rn B. Brandenburg (Ed.). Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik Dagstuhl Germany 1:1-1:18. doi:10.4230\/LIPIcs.ECRTS.2021.1","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3702002"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.14288\/1.0431080"},{"key":"e_1_3_2_1_18_1","unstructured":"Jerry Zhao Daniel Grubb Miles Rusch Tianrui Wei Kevin Anderson Borivoje Nikolic and Krste Asanovi\u0107. 2024. The Saturn Microarchitecture Manual. Technical Report UCB\/EECS-2024-215. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2024\/EECS-2024-215.html"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T16:17:13Z","timestamp":1770653833000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":18,"alternative-id":["10.1145\/3748173.3779184","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779184","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}