{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T13:11:15Z","timestamp":1770729075393,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","funder":[{"name":"Engineering and Physical Sciences Research Council","award":["UKRI3221"],"award-info":[{"award-number":["UKRI3221"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779185","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"23-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Finding and Understanding Bugs in FPGA Place-and-Route Engines"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4684-6940","authenticated-orcid":false,"given":"Ollie","family":"Cosgrove","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7448-7961","authenticated-orcid":false,"given":"Alastair F.","family":"Donaldson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2025. American Fuzzy Lop. https:\/\/lcamtuf.coredump.cx\/afl\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Altera. 2025. Quartus Prime Design Software. https:\/\/bit.ly\/quartusfitter."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2025. Vivado Design Suite 7 Series FPGA and Zynq 7000 SoC Libraries Guide UG953. https:\/\/bit.ly\/vivado-CFGLUT5."},{"key":"e_1_3_2_1_4_1","unstructured":"AMD. 2025. Vivado Design Suite User Guide: Implementation UG904 (v2025.1). https:\/\/bit.ly\/vivado_user_guide_impl."},{"key":"e_1_3_2_1_5_1","volume-title":"Status of reported Vivado","author":"Support AMD","year":"2024","unstructured":"AMD Adaptive SoC and FPGA Support. 2025. Status of reported Vivado 2024.2 bugs. https:\/\/bit.ly\/vivado-PnR-bug-update."},{"key":"e_1_3_2_1_6_1","unstructured":"AMD Adaptive SoC and FPGA Support. 2025. Vivado incorrectly optimizes away an always-high signal during opt_design. https:\/\/bit.ly\/vivado-PnR-bug-CFGLUT5."},{"key":"e_1_3_2_1_7_1","unstructured":"AMD Adaptive SoC and FPGA Support. 2025. Vivado opt_design propconst incorrectly optimises CARRY4 logic. https:\/\/bit.ly\/vivado-PnR-bug-CARRY4."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2014.2372785"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.17702686"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.4230\/LIPICS.ECOOP.2025.13"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00034"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3485494"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375310"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656455"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3701232"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737986"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437992.3439916"},{"key":"e_1_3_2_1_19_1","unstructured":"NASA. 2013. Programmable Logic Devices (PLD) Handbook. https:\/\/go.nasa.gov\/3Tf81Cf."},{"key":"e_1_3_2_1_20_1","unstructured":"Michalis Pardalos Alastair F. Donaldson Emiliano Morini Laura Pozzi and John Wickerson. 2024. Who checks the checkers? Automatically finding bugs in C-to-RTL formal equivalence checkers. https:\/\/dvcon-proceedings.org\/document\/who-checks-the-checkers-automatically-finding-bugs-in-c-to-rtl-formal-equivalence-checkers\/."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254104"},{"key":"e_1_3_2_1_22_1","volume-title":"Swarup Bhunia, and Sai Manoj P D.","author":"Saravanan Raghul","year":"2025","unstructured":"Raghul Saravanan, Sudipta Paria, Aritra Dasgupta, Venkat Nitin Patnala, Swarup Bhunia, and Sai Manoj P D. 2025. SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs. arXiv:2504.18812 [cs.CR] https:\/\/arxiv.org\/abs\/2504.18812"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"e_1_3_2_1_24_1","volume-title":"Lost in Translation: Enabling Confused Deputy Attacks on EDA Software with TransFuzz. In 34th USENIX Security Symposium, USENIX Security 2025","author":"Solt Flavien","year":"2025","unstructured":"Flavien Solt and Kaveh Razavi. 2025. Lost in Translation: Enabling Confused Deputy Attacks on EDA Software with TransFuzz. In 34th USENIX Security Symposium, USENIX Security 2025, Seattle, WA, USA, August 13-15, 2025, Lujo Bauer and Giancarlo Pellegrino (Eds.). USENIX Association, 3941-3958. https:\/\/www.usenix.org\/conference\/usenixsecurity25\/presentation\/solt"},{"key":"e_1_3_2_1_25_1","volume-title":"Rafael Sumitani, Raissa Maciel, Augusto Mafra, Mirlaine Crepalde, and Fernando Magno Quint\u00e3o Pereira.","author":"Amorim Vieira Jo\u00e3o Victor","year":"2025","unstructured":"Jo\u00e3o Victor Amorim Vieira, Luiza de Melo Gomes, Rafael Sumitani, Raissa Maciel, Augusto Mafra, Mirlaine Crepalde, and Fernando Magno Quint\u00e3o Pereira. 2025. Bottom-Up Generation of Verilog Designs for Testing EDA Tools. arXiv:2504.06295 [cs.AR] https:\/\/arxiv.org\/abs\/2504.06295"},{"key":"e_1_3_2_1_26_1","unstructured":"Xilinx. 2017. Functional Safety Solution Brief. https:\/\/bit.ly\/xilinx_functional_safety."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3705730"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3565488"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993532"},{"key":"e_1_3_2_1_30_1","unstructured":"YosysHQ\/nextpnr. 2025. nextpnr-generic fails to connect IOBs for simple wire-through. https:\/\/github.com\/YosysHQ\/nextpnr\/issues\/1481."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.988498"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3715325"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2025.3542861"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T16:17:43Z","timestamp":1770653863000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":33,"alternative-id":["10.1145\/3748173.3779185","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779185","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}