{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T11:56:36Z","timestamp":1773230196262,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779192","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"114-125","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["HACE: HLS-Tool-Agnostic CDFG Extraction from RTL Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7572-1833","authenticated-orcid":false,"given":"Carmine","family":"Rizzi","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7647-6565","authenticated-orcid":false,"given":"Sebastian","family":"Pfeiler","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6659-8533","authenticated-orcid":false,"given":"Lana","family":"Josipovic","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Engineering a Compiler","author":"Torczon L.","year":"2011","unstructured":"L. Torczon and K. Cooper, Engineering a Compiler, 2nd ed.hskip 1em plus 0.5em minus 0.4emrelax Morgan Kaufmann, 2011.","edition":"2"},{"key":"e_1_3_2_1_2_1","volume-title":"Synthesis and Optimization of Digital Circuits. hskip 1em plus 0.5em minus 0.4emrelax","author":"Micheli G. De","year":"1994","unstructured":"G. De Micheli, Synthesis and Optimization of Digital Circuits. hskip 1em plus 0.5em minus 0.4emrelax New York: McGraw-Hill, 1994."},{"key":"e_1_3_2_1_3_1","first-page":"211","volume-title":"CA","author":"Zhang Z.","year":"2013","unstructured":"Z. Zhang and B. Liu, ''SDC-based modulo scheduling for pipeline synthesis,'' in Proceedings of the 32nd International Conference on Computer-Aided Design, San Jose, CA, Nov. 2013, pp. 211-18."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Munich","author":"Canis A.","year":"2014","unstructured":"A. Canis, S. D. Brown, and J. H. Anderson, ''Modulo SDC scheduling with recurrence minimization in high-level synthesis,'' in Proceedings of the 23rd International Conference on Field-Programmable Logic and Applications, Munich, Sep. 2014, pp. 1-8."},{"key":"e_1_3_2_1_5_1","first-page":"433","volume-title":"CA","author":"Cong J.","year":"2006","unstructured":"J. Cong and Z. Zhang, ''An efficient and versatile scheduling algorithm based on SDC formulation,'' in Proceedings of the 43rd Design Automation Conference, San Francisco, CA, Jul. 2006, pp. 433-38."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.137516"},{"key":"e_1_3_2_1_7_1","first-page":"190","volume-title":"CA","author":"Tan M.","year":"2015","unstructured":"M. Tan, S. Dai, U. Gupta, and Z. Zhang, ''Mapping-aware constrained scheduling for LUT-based FPGAs,'' in Proceedings of the 23rd ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 2015, pp. 190-9."},{"key":"e_1_3_2_1_8_1","first-page":"127","volume-title":"CA","author":"Josipovi\u00e7 L.","year":"2018","unstructured":"L. Josipovi\u00e7, R. Ghosal, and P. Ienne, ''Dynamically scheduled high-level synthesis,'' in Proceedings of the 26th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 2018, pp. 127-36."},{"key":"e_1_3_2_1_9_1","first-page":"243","volume-title":"UK","author":"Cheng J.","year":"2022","unstructured":"J. Cheng, L. Josipovi\u00e7, J. Wickerson, and G. A. Constantinides, ''Dynamic inter-block scheduling for HLS,'' in Proceedings of the 22nd International Conference on Field-Programmable Logic and Applications, Belfast, UK, Aug. 2022, pp. 243-52."},{"key":"e_1_3_2_1_10_1","first-page":"195","article-title":"Probabilistic scheduling in high-level synthesis","author":"Cheng J.","year":"2021","unstructured":"J. Cheng, J. Wickerson, and G. A. Constantinides, ''Probabilistic scheduling in high-level synthesis,'' in Proceedings of the IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines, May 2021, pp. 195-203.","journal-title":"Proceedings of the IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines"},{"key":"e_1_3_2_1_11_1","first-page":"253","volume-title":"UK","author":"Elakhras A.","year":"2022","unstructured":"A. Elakhras, A. Guerrieri, L. Josipovi\u00e7, and P. Ienne, ''Unleashing parallelism in elastic circuits with faster token delivery,'' in Proceedings of the 22nd International Conference on Field-Programmable Logic and Applications, Belfast, UK, Aug. 2022, pp. 253-61."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"e_1_3_2_1_15_1","volume-title":"CIRCT IR Compiler and Tools","year":"2020","unstructured":"https:\/\/github.com\/llvm\/circt, CIRCT IR Compiler and Tools, 2020. [Online]. Available: https:\/\/github.com\/llvm\/circt"},{"key":"e_1_3_2_1_16_1","first-page":"741","volume-title":"Seoul","author":"Ye H.","year":"2022","unstructured":"H. Ye, C. Hao, J. Cheng, H. Jeong, J. Huang, S. Neuendorffer, and D. Chen, ''ScaleHLS: A new scalable high-level synthesis framework on multi-level intermediate representation,'' in Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, Seoul, Apr. 2022, pp. 741-55."},{"key":"e_1_3_2_1_17_1","first-page":"1327","volume-title":"Virtual","author":"Ferrandi F.","year":"2021","unstructured":"F. Ferrandi, V. G. Castellana, S. Curzel, P. Fezzardi, M. Fiorito, M. Lattuada, M. Minutoli, C. Pilato, and A. Tumeo, ''Bambu: an open-source research framework for the high-level synthesis of complex applications,'' in Proceedings of the 58th ACM\/IEEE Design Automation Conference, Virtual, Dec. 2021, pp. 1327-30."},{"key":"e_1_3_2_1_18_1","unstructured":"Vivado High-Level Synthesis Xilinx Inc. 2018. [Online]. Available: http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"e_1_3_2_1_19_1","volume-title":"https:\/\/github.com\/Xilinx\/hls-llvm-project","author":"X. Inc.","year":"2021","unstructured":"X. Inc., https:\/\/github.com\/Xilinx\/hls-llvm-project, 2021."},{"key":"e_1_3_2_1_20_1","volume-title":"Polybench: The polyhedral benchmark suite","author":"Pouchet L.-N.","year":"2012","unstructured":"L.-N. Pouchet, Polybench: The polyhedral benchmark suite, 2012. [Online]. Available: http:\/\/www. cs. ucla. edu\/pouchet\/software\/polybench"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_22_1","first-page":"1327","article-title":"Invited: Bambu: an open-source research framework for the high-level synthesis of complex applications","author":"Ferrandi F.","year":"2021","unstructured":"F. Ferrandi, V. G. Castellana, S. Curzel, P. Fezzardi, M. Fiorito, M. Lattuada, M. Minutoli, C. Pilato, and A. Tumeo, ''Invited: Bambu: an open-source research framework for the high-level synthesis of complex applications,'' in Proceedings of the 58th ACM\/IEEE Design Automation Conference, Dec 2021, pp. 1327-1330.","journal-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference"},{"key":"e_1_3_2_1_23_1","volume-title":"Multi-Level IR Compiler Framework","year":"2020","unstructured":"https:\/\/mlir.llvm.org\/, Multi-Level IR Compiler Framework, 2020. [Online]. Available: https:\/\/mlir.llvm.org\/"},{"key":"e_1_3_2_1_24_1","volume-title":"High-Level Synthesis","author":"Suite User Guide Vivado Design","year":"2018","unstructured":"Vivado Design Suite User Guide: High-Level Synthesis, Xilinx Inc., 2018."},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"CA","author":"Josipovi\u00e7 L.","year":"2020","unstructured":"L. Josipovi\u00e7, A. Guerrieri, and P. Ienne, ''Dynamatic: From C\/C to dynamically scheduled circuits,'' in Proceedings of the 28th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Seaside, CA, Feb. 2020, pp. 1-10."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-99-7755-0"},{"key":"e_1_3_2_1_27_1","volume-title":"High-level synthesis: introduction to chip and system design. hskip 1em plus 0.5em minus 0.4emrelax USA: Kluwer Academic Publishers","author":"Gajski D. D.","year":"1992","unstructured":"D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-level synthesis: introduction to chip and system design. hskip 1em plus 0.5em minus 0.4emrelax USA: Kluwer Academic Publishers, 1992."},{"key":"e_1_3_2_1_28_1","volume-title":"Lark - a parsing toolkit for python,'' https:\/\/github.com\/lark-parser\/lark","author":"Shiran E.","year":"2024","unstructured":"E. Shiran, ''Lark - a parsing toolkit for python,'' https:\/\/github.com\/lark-parser\/lark, 2024."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781316576892"},{"key":"e_1_3_2_1_30_1","first-page":"227","volume-title":"USA","author":"Ceesay-Seitz K.","year":"2024","unstructured":"K. Ceesay-Seitz, F. Solt, and K. Razavi, ''\u03bccfi: Formal verification of microarchitectural control-flow integrity,'' in Proceedings of the 2024 ACM SIGSAC Conference on Computer and Communications Security, Salt Lake City, UT, USA, 2024, p. 213\u2013227."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.533956"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/9657.001.0001"},{"key":"e_1_3_2_1_33_1","first-page":"340","volume-title":"14th International Conference on Tools and Algorithms for the Construction and Analysis of Systems. hskip 1em plus 0.5em minus 0.4emrelax Berlin","author":"De Moura L.","year":"2008","unstructured":"L. De Moura and N. Bj\u00f8rner, ''Z3: an efficient SMT solver,'' in Proceedings of the Theory and Practice of Software, 14th International Conference on Tools and Algorithms for the Construction and Analysis of Systems. hskip 1em plus 0.5em minus 0.4emrelax Berlin, Heidelberg: Springer-Verlag, 2008, p. 337\u2013340."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"J. Xu and L. Josipovic ''CRUSH: A credit-based approach for functional unit sharing in dynamically scheduled HLS '' in Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems New York NY USA 2025 p. 249\u2013263.","DOI":"10.1145\/3669940.3707273"},{"key":"e_1_3_2_1_35_1","first-page":"1","volume-title":"New York","author":"Josipovi\u00e7 L.","year":"2022","unstructured":"L. Josipovi\u00e7, A. Marmet, A. Guerrieri, and P. Ienne, ''Resource sharing in dataflow circuits,'' in Proceedings of the 30th IEEE Symposium on Field-Programmable Custom Computing Machines, New York, May 2022, pp. 1-9."},{"key":"e_1_3_2_1_36_1","volume-title":"HACE: HLS-tool-agnostic CDFG extraction from RTL designs,'' https:\/\/github.com\/ETHZ-DYNAMO\/hace","author":"Rizzi C.","year":"2025","unstructured":"C. Rizzi, S. Pfeiler, and L. Josipovi\u0107, ''HACE: HLS-tool-agnostic CDFG extraction from RTL designs,'' https:\/\/github.com\/ETHZ-DYNAMO\/hace, 2025."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.17738121"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.17250087"},{"key":"e_1_3_2_1_39_1","first-page":"110","volume-title":"NC","author":"Reagen B.","year":"2014","unstructured":"B. Reagen, R. Adolf, Y. S. Shao, G.-Y. Wei, and D. Brooks, ''MachSuite: Benchmarks for accelerator design and customized architectures,'' in Proceedings of the IEEE International Symposium on Workload Characterization, Raleigh, NC, October 2014, pp. 110-119."},{"key":"e_1_3_2_1_40_1","unstructured":"Google ''honggfuzz '' https:\/\/github.com\/google\/honggfuzz 2015."},{"key":"e_1_3_2_1_41_1","unstructured":"Vivado Design Suite Xilinx Inc. 2020. [Online]. Available: https:\/\/docs.xilinx.com\/v\/u\/2019.2-English\/ug901-vivado-synthesis"},{"key":"e_1_3_2_1_42_1","unstructured":"Intel ''ModelSim '' 2021. [Online]. Available: https:\/\/www.intel.com\/"},{"key":"e_1_3_2_1_43_1","first-page":"1","volume-title":"Conference on Computer-Aided Design","author":"Wang H.","year":"2023","unstructured":"H. Wang, C. Rizzi, and L. Josipovic, ''MapBuf: Simultaneous technology mapping and buffer insertion for HLS performance optimization,'' in Proceedings of the 42nd IEEE\/ACM Intl. Conference on Computer-Aided Design, San Francisco, CA, Oct. 2023, pp. 1-9."},{"key":"e_1_3_2_1_44_1","first-page":"451","volume-title":"Pyverilog: A python-based hardware design processing toolkit for verilog hdl,'' in Applied Reconfigurable Computing","author":"Takamaeda-Yamazaki S.","year":"2015","unstructured":"S. Takamaeda-Yamazaki, ''Pyverilog: A python-based hardware design processing toolkit for verilog hdl,'' in Applied Reconfigurable Computing, vol. 9040.hskip 1em plus 0.5em minus 0.4emrelax Springer International Publishing, Apr 2015, pp. 451-460."},{"key":"e_1_3_2_1_45_1","first-page":"1","article-title":"A method to abstract RTL IP blocks into C code and enable high-level synthesis","author":"Bombieri N.","year":"2013","unstructured":"N. Bombieri, H.-Y. Liu, F. Fummi, and L. Carloni, ''A method to abstract RTL IP blocks into C code and enable high-level synthesis,'' in Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference, 2013, pp. 1-9.","journal-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339528"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.03.011"},{"key":"e_1_3_2_1_48_1","first-page":"377","volume-title":"Automatic data path extraction in large-scale register-transfer level designs,'' in Proceedings of the 2014 IEEE International Symposium on Circuits and Systems","author":"Song W.","year":"2014","unstructured":"W. Song, J. Garside, and D. Edwards, ''Automatic data path extraction in large-scale register-transfer level designs,'' in Proceedings of the 2014 IEEE International Symposium on Circuits and Systems, Melbourne, Australia, June 2014, pp. 377-380."},{"key":"e_1_3_2_1_49_1","unstructured":"C. Wolf ''Yosys open synthesis suite '' https:\/\/yosyshq.net\/yosys\/."},{"key":"e_1_3_2_1_50_1","first-page":"2610","volume-title":"A highly efficient method for extracting FSMs from flattened gate-level netlist,'' in Proceedings of the 2010 IEEE International Symposium on Circuits and Systems","author":"Shi Y.","year":"2010","unstructured":"Y. Shi, C. W. Ting, B.-H. Gwee, and Y. Ren, ''A highly efficient method for extracting FSMs from flattened gate-level netlist,'' in Proceedings of the 2010 IEEE International Symposium on Circuits and Systems, Paris, France, 2010, pp. 2610-2613."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3090339"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3438091"},{"key":"e_1_3_2_1_53_1","volume-title":"HIDA: A hierarchical dataflow compiler for high-level synthesis,'' in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Ye H.","year":"2024","unstructured":"H. Ye, H. Jun, and D. Chen, ''HIDA: A hierarchical dataflow compiler for high-level synthesis,'' in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, La Jolla, CA, 2024, p. 215\u2013230."},{"key":"e_1_3_2_1_54_1","volume-title":"Siemens EDA","author":"Mentor Siemens EDA","year":"2025","unstructured":"Siemens EDA (Mentor Graphics), Catapult High-Level Synthesis, Siemens EDA, 2025. [Online]. Available: https:\/\/eda.sw.siemens.com\/en-US\/ic\/catapult-high-level-synthesis\/"},{"key":"e_1_3_2_1_55_1","volume-title":"Cadence","author":"Systems Cadence Design","year":"2025","unstructured":"Cadence Design Systems, Stratus High-Level Synthesis, Cadence, 2025. [Online]. Available: https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/stratus-high-level-synthesis.html"},{"key":"e_1_3_2_1_56_1","first-page":"183","volume-title":"CA","author":"Chi Y.","year":"2019","unstructured":"Y. Chi, Y.-k. Choi, J. Cong, and J. Wang, ''Rapid cycle-accurate simulator for high-level synthesis,'' in Proceedings of the 27th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, Feb 2019, p. 178\u2013183."},{"key":"e_1_3_2_1_57_1","first-page":"1","volume-title":"LightningSim: Fast and accurate trace-based simulation for high-level synthesis,'' in Proceedings of the IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Sarkar R.","year":"2023","unstructured":"R. Sarkar and C. Hao, ''LightningSim: Fast and accurate trace-based simulation for high-level synthesis,'' in Proceedings of the IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines, Marina Del Rey, CA, May 2023, pp. 1-11."},{"key":"e_1_3_2_1_58_1","first-page":"104","article-title":"LightningSimV2: Faster and scalable simulation for high-level synthesis via graph compilation and optimization","author":"Sarkar R.","year":"2024","unstructured":"R. Sarkar, R. Paul, and C. C. Hao, ''LightningSimV2: Faster and scalable simulation for high-level synthesis via graph compilation and optimization,'' in Proceedings of the IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines, Orland, FL, May 2024, pp. 104-114.","journal-title":"Proceedings of the IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines, Orland, FL"},{"key":"e_1_3_2_1_59_1","first-page":"118","volume-title":"Turin","author":"Liu J.","year":"2024","unstructured":"J. Liu, M. Graczyk, A. Guerrieri, and L. Josipovic, ''Fast switching activity estimation for hls-produced dataflow circuits,'' in Proceedings of the 34th International Conference on Field-Programmable Logic and Applications, Turin, Italy, Sep 2024, pp. 118-125."}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3748173.3779192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T14:55:57Z","timestamp":1773154557000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":59,"alternative-id":["10.1145\/3748173.3779192","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779192","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}