{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T17:04:45Z","timestamp":1770743085851,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779195","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"158-168","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Bridging the Gap: A Module-Context Modeling Methodology for Hyperscale FPGA Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6804-139X","authenticated-orcid":false,"given":"Madison N.","family":"Emas","sequence":"first","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7531-2453","authenticated-orcid":false,"given":"Austin","family":"Baylis","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7159-7439","authenticated-orcid":false,"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida, USA"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications. Comput. Surveys 51, 4","year":"2018","unstructured":"2018. FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications. Comput. Surveys 51, 4 (2018)."},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE International Conference on Field-Programmable Technology (FPT).","unstructured":"2022. Fast and Flexible FPGA Development using Hierarchical Partial Reconfiguration. In IEEE International Conference on Field-Programmable Technology (FPT)."},{"key":"e_1_3_2_1_3_1","volume-title":"Handbook of Computer Architecture","unstructured":"2024. Dynamic and Partial Reconfiguration of FPGAs. In Handbook of Computer Architecture. Springer."},{"key":"e_1_3_2_1_4_1","volume-title":"Latency Insensitive Design Styles for FPGAs. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 360--367","author":"Abbas M.","unstructured":"M. Abbas and V. Betz. 2018. Latency Insensitive Design Styles for FPGAs. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL). 360--367."},{"key":"e_1_3_2_1_5_1","volume-title":"1999 IEEE\/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)","author":"Carloni L. P.","unstructured":"L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. 1999. A methodology for correct-by-construction latency insensitive design. In 1999 IEEE\/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051). 309--315."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM60383.2024.00009"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Corporation. 2020. Quartus Prime Pro Edition Help version 19.3. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/quartushelp\/19.3\/index_frames.htm?q=\/content\/www\/us\/en\/programmable\/quartushelp\/19.3\/mapIdTopics\/mwh1465496451103.htm"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.7160055"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573188"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.3390\/modelling6020020"},{"key":"e_1_3_2_1_12_1","volume-title":"Azure Accelerated Networking: Smart-NICs in the Public Cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI).","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, et al. 2018. Azure Accelerated Networking: Smart-NICs in the Public Cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI)."},{"key":"e_1_3_2_1_13_1","volume-title":"2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 1--14","author":"Fowers J.","unstructured":"J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, M. Liu, D. Lo, S. Alkalay, M. Haselman, L. Adams, M. Ghandi, S. Heil, P. Patel, A. Sapek, G.Weisz, L.Woods, S. Lanka, S. K. Reinhardt, A. M. Caulfield, E. S. Chung, and D. Burger. 2018. A Configurable Cloud-Scale DNN Processor for Real-Time AI. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 1--14."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL64840.2024.00014"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502361"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the Global Conference on Artificial Intelligence and its Applications","author":"Haj-Yahya Jawad","year":"2020","unstructured":"Jawad Haj-Yahya, Anupam Chattopadhyay, Yoav M. Asher, Ran Ginosar, and Avi Mendelson. 2020. AI-Based Critical Path Prediction for Timing Analysis. Proceedings of the Global Conference on Artificial Intelligence and its Applications (2020)."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corporation. 2021. TMC-20501: Hierarchical Tree Duplication Was Shallower Than Requested. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/quartushelp\/21.3\/da_rules\/tmc_20501.htm. Intel\u00ae Quartus\u00ae Prime Pro Edition Help."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. 2023. Intel\u00ae Stratix\u00ae 10 Logic Array Blocks and Adaptive Logic Modules User Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683699\/current\/lab-and-alm-architecture-and-features.html"},{"key":"e_1_3_2_1_19_1","unstructured":"Intel Corporation. 2024. Intel\u00ae Quartus\u00ae Prime Pro Edition User Guide: Design Compilation. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683236\/24--1\/faq.html"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel Corporation. 2025. Intel\u00ae Hyperflex Architecture High-Performance Design Handbook. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683353\/25--1--1\/faq.html"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation. 2025. Intel\u00ae Quartus\u00ae Prime Pro Edition User Guide: Block-Based Design. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683247\/25--1--1\/block-based-design-flows.html"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel Corporation. 2025. Intel\u00ae Quartus\u00ae Prime Pro Edition User Guide: Design Optimization. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683641\/25--1\/faq.html"},{"key":"e_1_3_2_1_23_1","volume-title":"IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society. 3556--3561","author":"Kacou M. A.","unstructured":"M. A. Kacou, F. Ghaffari, O. Romain, and B. Condamin. 2017. FPGA static timing analysis enhancement based on real operating conditions. In IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society. 3556--3561."},{"key":"e_1_3_2_1_24_1","volume-title":"2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. 119--126","author":"Kapre N.","unstructured":"N. Kapre, B. Chandrashekaran, H. Ng, and K. Teo. 2015. Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. 119--126."},{"key":"e_1_3_2_1_25_1","first-page":"184","article-title":"AI-Based Timing Analysis for ASIC Design","volume":"8","author":"Kasireddy Sai Krishna","year":"2024","unstructured":"Sai Krishna Kasireddy. 2024. AI-Based Timing Analysis for ASIC Design. International Journal of Research in Computational Applications and Information Technology 8, 1 (2024), 184.","journal-title":"International Journal of Research in Computational Applications and Information Technology"},{"key":"e_1_3_2_1_26_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 342--347","author":"Khaleghi B.","year":"2019","unstructured":"B. Khaleghi and T. \u0160. Rosing. 2019. Thermal-Aware Design and Flow for FPGA Performance Improvement. In 2019 Design, Automation Test in Europe Conference Exhibition (DATE). 342--347."},{"key":"e_1_3_2_1_27_1","volume-title":"22nd International Conference on Field Programmable Logic and Applications (FPL). 151--156","author":"Lamprecht J.","unstructured":"J. Lamprecht and B. Hutchings. 2012. Profiling FPGA floor-planning effects on timing closure. In 22nd International Conference on Field Programmable Logic and Applications (FPL). 151--156."},{"key":"e_1_3_2_1_28_1","first-page":"46","article-title":"A framework for FPGA Design Planning","volume":"2014","author":"Lin Jeffrey","year":"2014","unstructured":"Jeffrey Lin. 2014. A framework for FPGA Design Planning. Xcell Journal Forth Quarter 2014 (2014), 46--49.","journal-title":"Xcell Journal Forth Quarter"},{"key":"e_1_3_2_1_29_1","volume-title":"The Microsoft Catapult Project. In IEEE International Symposium on Workload Characterization (IISWC).","author":"Caulfield Adrian","year":"2017","unstructured":"AndrewPutnam, Adrian Caulfield, Eric Chung, et al. 2017. The Microsoft Catapult Project. In IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2024.102262"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"R. Sierra C. Carreras and G. Caffarena. 2018. Automated Timing Characterization of High-Performance Macroblocks for Latency Insensitive FPGA Designs. In 2018 28th International Symposium on Power and Timing Modeling Optimization and Simulation (PATMOS). 7--12.","DOI":"10.1109\/PATMOS.2018.8464170"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","unstructured":"Ecenur Ustun Chenhui Deng Debjit Pal Zhijing Li and Jason Cong. 2015. Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. 129--132. doi:10.1109\/FCCM.2015.7294010","DOI":"10.1109\/FCCM.2015.7294010"},{"key":"e_1_3_2_1_34_1","volume-title":"Reinforcement Learning for FPGA Placement. In Machine Learning for Systems Workshop at 37th NeurIPS Conference","author":"Ustun Ecenur","year":"2023","unstructured":"Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, Steve Zhang, and Jason Cong. 2023. Reinforcement Learning for FPGA Placement. In Machine Learning for Systems Workshop at 37th NeurIPS Conference. New Orleans, LA, USA."},{"key":"e_1_3_2_1_35_1","volume-title":"LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 74--77","author":"Ustun E.","unstructured":"E. Ustun, S. Xiang, J. Gui, C. Yu, and Z. Zhang. 2019. LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 74--77."},{"key":"e_1_3_2_1_36_1","unstructured":"Xilinx. 2025. Hierarchical Design. https:\/\/docs.amd.com\/r\/en-US\/ug892-vivadodesign-flows-overview\/Hierarchical-Design"},{"key":"e_1_3_2_1_37_1","unstructured":"Xilinx. 2025. UltraFast Design Methodology Guide for the Vivado Design Suite. https:\/\/docs.amd.com\/r\/en-US\/ug949-vivado-design-methodology"},{"key":"e_1_3_2_1_38_1","unstructured":"Xilinx. 2025. Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906). https:\/\/docs.amd.com\/r\/en-US\/ug906-vivado-design-analysis"},{"key":"e_1_3_2_1_39_1","unstructured":"Xilinx. 2025. Vivado Design Suite User Guide: Implementation (UG904). https:\/\/docs.amd.com\/r\/2025.1-English\/ug904-vivado-implementation"},{"key":"e_1_3_2_1_40_1","unstructured":"Xilinx. 2025. Vivado Design Suite User Guide: Synthesis (UG901). https:\/\/docs.amd.com\/r\/en-US\/ug901-vivado-synthesis"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14020329"},{"key":"e_1_3_2_1_42_1","volume-title":"2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--9.","author":"Yanghua Q.","unstructured":"Q. Yanghua, H. Ng, and N. Kapre. 2016. Boosting convergence of timing closure using feature selection in a Learning-driven approach. In 2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--9."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8735535"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T16:17:55Z","timestamp":1770653875000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":43,"alternative-id":["10.1145\/3748173.3779195","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779195","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}