{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T11:17:26Z","timestamp":1770722246586,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779203","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"147-157","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hyperscale FPGA Engineering Systems at Microsoft"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0117-9192","authenticated-orcid":false,"given":"Rob","family":"Rydberg","sequence":"first","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6804-139X","authenticated-orcid":false,"given":"Madison N.","family":"Emas","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4329-6755","authenticated-orcid":false,"given":"John","family":"Demme","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Mountain View, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7902-5192","authenticated-orcid":false,"given":"Ana","family":"Ibarra","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Vancouver, British Columbia, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8504-9762","authenticated-orcid":false,"given":"Kara","family":"Kagi","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0731-7074","authenticated-orcid":false,"given":"Brandon","family":"Klouchek","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3236-1926","authenticated-orcid":false,"given":"Abhijeet","family":"Lawande","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6924-4763","authenticated-orcid":false,"given":"Todd","family":"Massengill","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6959-5986","authenticated-orcid":false,"given":"David J.","family":"Powers","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5241-5695","authenticated-orcid":false,"given":"Andrew","family":"Putnam","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, Washington, USA"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. Amazon EC2 F1 FPGA Instances. https:\/\/aws.amazon.com\/blogs\/aws\/developer-preview-ec2-instances-f1-with-programmable-hardware\/. AWS Developer Blog ''EC2 Instances (F1) with Programmable Hardware''."},{"key":"e_1_3_2_1_2_1","unstructured":"2018. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. https:\/\/www.alibabacloud.com\/blog\/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057. Alibaba Cloud blog."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2022.9919140"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071134"},{"key":"e_1_3_2_1_9_1","unstructured":"The CIRCT Community. 2021-2025. CIRCT: Circuit IR Compilers and Tools. https:\/\/circt.llvm.org\/. LLVM \/ MLIR hardware infrastructure project."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Corporation. 2023. Building Better Together: A Guide to FPGA-Software Collaboration for Engineers. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/fpga-software-collaboration.html. Accessed: 2025-10-01."},{"key":"e_1_3_2_1_11_1","volume-title":"Accelerating RTL Simulation with Hardware-Software Co-Design. In MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture. https:\/\/dl.acm.org\/doi\/fullHtml\/10","author":"Elsabbagh Feras","year":"2023","unstructured":"Feras Elsabbagh, Sajad Sheikhha, Victor A Ying, Quoc Minh Nguyen, Joel S Emer, and Daniel Sanchez. 2023. Accelerating RTL Simulation with Hardware-Software Co-Design. In MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture. https:\/\/dl.acm.org\/doi\/fullHtml\/10.1145\/3613424.3614257"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3748173.3779195"},{"key":"e_1_3_2_1_13_1","unstructured":"Daniel Firestone Andrew Putnam Sambhrama Mundkur Derek Chiou Alireza Dabagh Mike Andrewartha Hari Angepat Vivek Bhanu Adrian Caulfield Eric Chung et al. 2018. Azure accelerated networking: SmartNICs in the public cloud. In 15th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 18). 51-66."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_1_15_1","volume-title":"Openlane: The Open-source Digital ASIC Implementation Flow''. ''Workshop on Open-Source EDA Technology (WOSET)'' (11","author":"Ghazy Ahmed","year":"2020","unstructured":"Ahmed Ghazy and Mohamed Shalan. 2020. ''Openlane: The Open-source Digital ASIC Implementation Flow''. ''Workshop on Open-Source EDA Technology (WOSET)'' (11 2020)."},{"key":"e_1_3_2_1_16_1","volume-title":"AI Reinvents Chip Design. Commun. ACM","author":"Greengard Samuel","year":"2024","unstructured":"Samuel Greengard. 2024. AI Reinvents Chip Design. Commun. ACM (2024). https:\/\/cacm.acm.org\/news\/ai-reinvents-chip-design\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_18_1","unstructured":"Olof Kindgren. 2018-2025. Edalize: abstraction library for interfacing different EDA tools. https:\/\/github.com\/olofk\/edalize. Version 0.6.1 BSD License."},{"key":"e_1_3_2_1_19_1","volume-title":"1st Workshop on Open-Source Design Automation (OSDA)","volume":"5","author":"Kindgren Olof","year":"2019","unstructured":"Olof Kindgren. 2019. A scalable approach to IP management with FuseSoC. In 1st Workshop on Open-Source Design Automation (OSDA), Vol. 5."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_21_1","unstructured":"Microsoft. 2023. Overview of Azure Boost. https:\/\/learn.microsoft.com\/en-us\/azure\/azure-boost\/overview"},{"key":"e_1_3_2_1_22_1","unstructured":"Microsoft. 2025. List of Azure Regions. https:\/\/learn.microsoft.com\/en-us\/azure\/reliability\/regions-list"},{"key":"e_1_3_2_1_23_1","unstructured":"Microsoft. 2025. What Is Azure Virtual Network Encryption? https:\/\/learn.microsoft.com\/en-us\/azure\/virtual-network\/virtual-networkencryption-overview\/"},{"key":"e_1_3_2_1_24_1","unstructured":"Zihan Mo Lin Wang Jing Wei Zixuan Zeng Shuang Cao Liang Ma et al. 2025. LUT Tensor Core: A Software-Hardware Co-Design for LUT-Based Low-Bit LLM Inference. ACM (2025). https:\/\/dl.acm.org\/doi\/epdf\/10.1145\/3695053.3731057"},{"key":"e_1_3_2_1_25_1","volume-title":"Open Programmable Acceleration Engine (OPAE) Documentation. Intel \/ Open FPGA Stack (OFS). https:\/\/opae.github.io\/latest\/ Version: latest","author":"Project OPAE","year":"2025","unstructured":"OPAE Project. 2025. Open Programmable Acceleration Engine (OPAE) Documentation. Intel \/ Open FPGA Stack (OFS). https:\/\/opae.github.io\/latest\/ Version: latest; Accessed: 2025-12-21."},{"key":"e_1_3_2_1_26_1","volume-title":"XPU: A Programmable FPGA Accelerator for Diverse Workloads. In Hot Chips (HC29). See also Baidu's FPGA \/ XPU cloud-accelerator work.","author":"Jun Ouyang","year":"2017","unstructured":"Jun Ouyang et al. 2017. XPU: A Programmable FPGA Accelerator for Diverse Workloads. In Hot Chips (HC29). See also Baidu's FPGA \/ XPU cloud-accelerator work."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_28_1","unstructured":"Manoz Palaparthi. 2024. How to Use Python to Customize PrimeTime. Synopsys. https:\/\/www.synopsys.com\/blogs\/chip-design\/python-gui-builder-edatools.html"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656420"},{"key":"e_1_3_2_1_30_1","volume-title":"Hansen","author":"Podolny Joel M.","year":"2020","unstructured":"Joel M. Podolny and Morten T. Hansen. 2020. How Apple Is Organized for Innovation. Harvard Business Review (Nov 2020). https:\/\/hbr.org\/2020\/11\/howapple-is-organized-for-innovation November-December 2020 issue."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3578554"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228472"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2991234"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.3390\/app12178457"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T16:16:47Z","timestamp":1770653807000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779203"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":35,"alternative-id":["10.1145\/3748173.3779203","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779203","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}