{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T11:56:37Z","timestamp":1773230197320,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779204","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"92-102","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Out with LSQs: Custom Circuits for Memory Access Reordering in Dynamic HLS"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7026-0805","authenticated-orcid":false,"given":"Rouzbeh","family":"Pirayadi","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9272-1566","authenticated-orcid":false,"given":"Ayatallah","family":"Elakhras","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5649-5020","authenticated-orcid":false,"given":"Mirjana","family":"Stojilovi\u0107","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6142-7345","authenticated-orcid":false,"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2024. Dynamatic v2.0.0. https:\/\/dynamatic.epfl.ch\/"},{"key":"e_1_3_2_1_2_1","volume-title":"Vivado Design Suite. AMD. https:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-designtools\/2024-2.html Version","author":"AMD","year":"2024","unstructured":"AMD 2024. Vivado Design Suite. AMD. https:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-designtools\/2024-2.html Version 2024.2."},{"key":"e_1_3_2_1_3_1","unstructured":"J. R. Appel and K. Kennedy. 2001. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach (first ed.). Morgan Kaufmann."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/69558.69562"},{"key":"e_1_3_2_1_6_1","volume-title":"Nikhil","author":"Barth Paul S.","year":"1991","unstructured":"Paul S. Barth and Rishiyur S. Nikhil. 1991. M-structures: Extending a parallel, non-strict, functional language with state. In Functional Programming Languages and Computer Architecture. Springer, Berlin, 538-568."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430572"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00045"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture. Barcelona, 142-53","author":"George","unstructured":"George Z. Chrysos and Joel S. Emer. 1998. Memory Dependence Prediction Using Store Sets. In Proceedings of the 25th Annual International Symposium on Computer Architecture. Barcelona, 142-53."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2010.5558639"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3706628.3708880"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3274280"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00046"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637556"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573050"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3640537.3641581"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the First InternationalWorkshop on Polyhedral Compilation Techniques. Chamonix, 1-6.","author":"Grosser Tobias","year":"2011","unstructured":"Tobias Grosser, Hongbin Zheng, Raghesh Aloor, Andreas Simb\u00fcrger, Armin Gr\u00f6\u00dflinger, and Louis-No\u00ebl Pouchet. 2011. Polly - Polyhedral optimization in LLVM. In Proceedings of the First InternationalWorkshop on Polyhedral Compilation Techniques. Chamonix, 1-6."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.24355\/dbbs.084-201105300920-0"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877947"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00031"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3105574"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"e_1_3_2_1_26_1","unstructured":"Nico Kasprzyk. 2005. COMRADE: Ein Hochsprachen-Compiler f\u00fcr Adaptive Computersysteme. Ph.D. Thesis. Technischen Universit\u00e4t Braunschweig Braunschweig Germany."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974425"},{"key":"e_1_3_2_1_28_1","unstructured":"Mentor Graphics 2020. ModelSim. Mentor Graphics. https:\/\/www.intel.com\/content\/www\/us\/en\/software-kit\/750666\/modelsim-intelfpgas- standard-edition-software-version-20-1-1.html"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676671"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 24th Annual International Symposium on Computer Architecture (Denver, Colo.). 181-93","author":"Moshovos Andreas","unstructured":"Andreas Moshovos, Scott E. Breach, T. N. Vijaykumar, and Gurindar S. Sohi. 1997. Dynamic Speculation and Synchronization of Data Dependences. In Proceedings of the 24th Annual International Symposium on Computer Architecture (Denver, Colo.). 181-93."},{"key":"e_1_3_2_1_31_1","unstructured":"Multi-Level IR Compiler Framework 2020. https:\/\/mlir.llvm.org\/. Multi-Level IR Compiler Framework. https:\/\/mlir.llvm.org\/"},{"key":"e_1_3_2_1_32_1","unstructured":"Gregory Michael Papadopoulos. 1998. Implementation of a General-Purpose Dataflow Multiprocessor. Ph.D. Thesis. Massachusetts Institute of Technology Laboratory for Computer Science. http:\/\/hdl.handle.net\/1721.1\/27967"},{"key":"e_1_3_2_1_33_1","first-page":"411","volume-title":"Proceedings of the 36th International Symposium on Microarchitecture","author":"Park Il","unstructured":"Il Park, Chong Liang Ooi, and T.N. Vijaykumar. 2003. Reducing Design Complexity of the Load\/Store Queue. In Proceedings of the 36th International Symposium on Microarchitecture. San Diego, Calif., 411-22."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"Rouzbeh Pirayadi Ayatallah Elakhras Mirjana Stojilovi\u0107 and Paolo Ienne. 2025. Out with LSQs: Custom Circuits for Memory Access Reordering in Dynamic HLS: Artifacts. doi:10.5281\/zenodo.17975149","DOI":"10.5281\/zenodo.17975149"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_36_1","volume-title":"Polybench: The Polyhedral Benchmark Suite. https:\/\/sourceforge.net\/p\/polybench\/wiki\/Home\/","author":"Pouchet Louis-No\u00ebl","year":"2012","unstructured":"Louis-No\u00ebl Pouchet. 2012. Polybench: The Polyhedral Benchmark Suite. https:\/\/sourceforge.net\/p\/polybench\/wiki\/Home\/"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00018"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3748173.3779204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T14:56:02Z","timestamp":1773154562000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":38,"alternative-id":["10.1145\/3748173.3779204","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779204","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}