{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T12:45:06Z","timestamp":1770727506027,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,2,22]]},"DOI":"10.1145\/3748173.3779206","type":"proceedings-article","created":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T21:17:35Z","timestamp":1770326255000},"page":"189-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["vFPGA: Towards Sub-\u00b5s Reconfiguration via 3D FPGA and Packaging Co-Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2336-4936","authenticated-orcid":false,"given":"Nikhil K.","family":"Cherukuri","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1807-5416","authenticated-orcid":false,"given":"Sharad","family":"Nag","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3688-6941","authenticated-orcid":false,"given":"Pragnya S.","family":"Nalla","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4432-1152","authenticated-orcid":false,"given":"Ashish K.","family":"Kola","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4527-9419","authenticated-orcid":false,"given":"Chetan S.","family":"Gadireddi","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0816-3333","authenticated-orcid":false,"given":"Kevin","family":"Dai","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4551-7789","authenticated-orcid":false,"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Cornell Tech, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0603-9697","authenticated-orcid":false,"given":"Zhenman","family":"Fang","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7411-8923","authenticated-orcid":false,"given":"Jeff","family":"Zhang","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6968-1180","authenticated-orcid":false,"given":"Yu","family":"Cao","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DICCT61038.2024.10533053"},{"key":"e_1_3_2_1_2_1","unstructured":"Alchip Technologies. 2025. Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness. https:\/\/www.alchip.com\/en\/Newsroom\/Alchip_3DIC_Test_Chip_Tape_Out"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171709"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.3390\/nano15100729"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00027"},{"key":"e_1_3_2_1_7_1","volume-title":"Vranesic","author":"Brown Stephen D.","year":"1992","unstructured":"Stephen D. Brown, Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic. 1992. Field-programmable gate arrays. Kluwer Academic Publishers, USA."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"Alesandro Cevrero Panagiotis Athanasopoulos Hadi Parandeh-Afshar Maurizio Skerlj Philip Brisk Yusuf Leblebici and Paolo Ienne. 2009. Using 3D integration technology to realize multi-context FPGAs. 507 - 510. doi:10.1109\/FPL.2009.5272454","DOI":"10.1109\/FPL.2009.5272454"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920832"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3390\/met11101664"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.112"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3270448"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"e_1_3_2_1_15_1","volume-title":"Jeff Zhang, Sachin S. Sapatnekar, Chaitali Chakrabarti, and Yu Cao.","author":"Haque Emad","year":"2025","unstructured":"Emad Haque, Pragnya Sudershan Nalla, Jeff Zhang, Sachin S. Sapatnekar, Chaitali Chakrabarti, and Yu Cao. 2025. Tiny Chiplets Enabled by Packaging Scaling: Opportunities in ESD Protection and Signal Integrity. arXiv:2511.10760 [cs.AR] https:\/\/arxiv.org\/abs\/2511.10760"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114412"},{"key":"e_1_3_2_1_17_1","unstructured":"IEEE Electronics Packaging Society. 2024. Heterogeneous Integration Roadmap (HIR). Technical Report. https:\/\/eps.ieee.org\/technology\/heterogeneous-integration-roadmap\/2024-edition.html Accessed: 2025-10-01."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"e_1_3_2_1_19_1","unstructured":"Intel Corporation. 2017. Intel Stratix 10 Device Overview. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683729\/current\/gx-sx-device-overview.html. White Paper \/ Device Overview."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.3390\/ma16247652"},{"key":"e_1_3_2_1_21_1","unstructured":"David Kehlet. 2017. Accelerating Innovation Through a Standard Chiplet Interface: The Advanced Interface Bus (AIB). Intel White Paper. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/accelerating-innovation-through-aib-whitepaper.pdf"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586229"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1225-0"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"John H. Lau. 2024. Flip Chip Hybrid Bonding Fan-In and Fan-Out Technology. Springer. doi:10.1007\/978-981-97-2140-5","DOI":"10.1007\/978-981-97-2140-5"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631467"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"Shaoshan Liu Zishen Wan Bo Yu and Yu Wang. 2021. Robotic Computing on FPGAs. doi:10.1007\/978-3-031-01771-1","DOI":"10.1007\/978-3-031-01771-1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2012.15"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613963"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS51919.2020.00007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2019.8782524"},{"key":"e_1_3_2_1_32_1","unstructured":"Semiconductor Research Corporation (SRC). 2025. Microelectronics and Advanced Packaging Technologies Roadmap (MAPT). Technical Report. https:\/\/srcmapt.org\/ Accessed: 2025-10-01."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992815"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3746709.3746843"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3349614.3356027"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132615"},{"key":"e_1_3_2_1_40_1","volume-title":"Kiran Lekkala, and Laurent Itti.","author":"Wen Shixian","year":"2022","unstructured":"Shixian Wen, Amanda Sofie Rios, Kiran Lekkala, and Laurent Itti. 2022. What can we learn from misclassified ImageNet images? arXiv:2201.08098 [cs.CV] https:\/\/arxiv.org\/abs\/2201.08098"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454529"},{"key":"e_1_3_2_1_42_1","unstructured":"Xilinx Inc. 2011. Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency. https:\/\/docs.amd.com\/v\/u\/en-US\/wp380_Stacked_Silicon_Interconnect_Technology. White Paper: WP380 (v1.0)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.adk1525"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Ismael Youssef Hang Yang and Cong Hao. 2025. LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration. arXiv:2505.05579 [cs.AR] https:\/\/arxiv.org\/abs\/2505.05579","DOI":"10.1109\/ICCAD66269.2025.11240893"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539724"}],"event":{"name":"FPGA '26:The 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Seaside CA USA","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T16:16:29Z","timestamp":1770653789000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748173.3779206"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,21]]},"references-count":45,"alternative-id":["10.1145\/3748173.3779206","10.1145\/3748173"],"URL":"https:\/\/doi.org\/10.1145\/3748173.3779206","relation":{},"subject":[],"published":{"date-parts":[[2026,2,21]]},"assertion":[{"value":"2026-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}