{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T02:45:13Z","timestamp":1758595513486,"version":"3.44.0"},"reference-count":66,"publisher":"Association for Computing Machinery (ACM)","issue":"5","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2025,9,30]]},"abstract":"<jats:p>\n            Hardware verification is crucial to ensure the quality of Integrated Circuits, and prevent costly bugs down the manufacturing flow.\n            <jats:italic toggle=\"yes\">Electrical Rule Checking<\/jats:italic>\n            (ERC) is a verification step used to assert that a circuit complies with some electrical rules, from the absence of short-circuits to dedicated constructor rules. In this survey, we provide a global overview of existing ERC techniques at transistor-level, where voltage values are explicit. We propose a new classification method to compare the existing approaches based on their semantic modeling of circuits. This survey precisely describes transistor-level ERC research challenges and existing solutions. We believe it will help structure this research domain by positioning existing approaches with respect to each other. Obviously, a survey should also facilitate technological transfer and this one should help CAD vendors identify the most relevant approaches to integrate in their tools. Finally, we highlight several promising directions to improve the existing solutions.\n          <\/jats:p>","DOI":"10.1145\/3748327","type":"journal-article","created":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T11:01:25Z","timestamp":1752318085000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits"],"prefix":"10.1145","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8426-6516","authenticated-orcid":false,"given":"Bruno","family":"Ferres","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, VERIMAG","place":["Grenoble, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0838-3355","authenticated-orcid":false,"given":"Oussama","family":"Oulkaid","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Claude Bernard Lyon, CNRS, ENS de Lyon, Inria, LIP, UMR","place":["Lyon cedex, France"]},{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, VERIMAG","place":["Lyon cedex, France"]},{"name":"Aniah","place":["Lyon cedex, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6054-8882","authenticated-orcid":false,"given":"Matthieu","family":"Moy","sequence":"additional","affiliation":[{"name":"CNRS, ENS de Lyon, Inria, Universit\u00e9 Claude Bernard Lyon , LIP, UMR","place":["Lyon cedex, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2107-7678","authenticated-orcid":false,"given":"Gabriel","family":"Radanne","sequence":"additional","affiliation":[{"name":"CNRS, ENS de Lyon, Inria, Universit\u00e9 Claude Bernard Lyon , LIP, UMR","place":["Lyon cedex, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7137-3523","authenticated-orcid":false,"given":"Ludovic","family":"Henrio","sequence":"additional","affiliation":[{"name":"CNRS, ENS de Lyon, Inria, Universit\u00e9 Claude Bernard Lyon , LIP, UMR","place":["Lyon cedex, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3876-9125","authenticated-orcid":false,"given":"Pascal","family":"Raymond","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, VERIMAG","place":["Grenoble, France"]}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8482-1521","authenticated-orcid":false,"suffix":"Ghadikolae","given":"Mehdi","family":"Khosravian","sequence":"additional","affiliation":[{"name":"Aniah","place":["Grenoble, France"]}]}],"member":"320","published-online":{"date-parts":[[2025,9,20]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927102"},{"key":"e_1_3_2_3_2","article-title":"ERC: A Trade-Off Between Coverage and False Positives? Retrieved July 08, 2024 from","year":"2020","unstructured":"Aniah. 2020. ERC: A Trade-Off Between Coverage and False Positives? Retrieved July 08, 2024 from https:\/\/aniah.fr\/2020\/10\/12\/erc-a-trade-off-between-coverage-and-false-positives\/","journal-title":"https:\/\/aniah.fr\/2020\/10\/12\/erc-a-trade-off-between-coverage-and-false-positives\/"},{"key":"e_1_3_2_4_2","article-title":"ERC: An exhaustive classification of false errors. Retrieved July 08, 2024 from","year":"2024","unstructured":"Aniah. 2024. ERC: An exhaustive classification of false errors. Retrieved July 08, 2024 from https:\/\/aniah.fr\/2024\/04\/11\/erc-an-exhaustive-classification-of-false-errors\/","journal-title":"https:\/\/aniah.fr\/2024\/04\/11\/erc-an-exhaustive-classification-of-false-errors\/"},{"key":"e_1_3_2_5_2","article-title":"Ansys PathFinder-SC","year":"2023","unstructured":"Ansys. 2023. Ansys PathFinder-SC. Retrieved July 08, 2024 from https:\/\/www.ansys.com\/fr-fr\/products\/semiconductors\/ansys-pathfinder-sc","journal-title":"https:\/\/www.ansys.com\/fr-fr\/products\/semiconductors\/ansys-pathfinder-sc"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289080"},{"key":"e_1_3_2_7_2","unstructured":"S. Blieck and Er Janssens. 1996. Software Check for Power-down Mode of Analog Circuits. ESSCIRC\u201996: Proceedings of the 22nd European Solid-State Circuits Conference (1996) 404\u2013407."},{"key":"e_1_3_2_8_2","volume-title":"Personal communication","author":"Bligny Vincent","year":"2024","unstructured":"Vincent Bligny. 2024. Personal communication. (July2024). CEO of Aniah, Retrieved 22-July-2025 from https:\/\/aniah.fr\/"},{"journal-title":"https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/silicon-signoff\/pegasus-verification-system.html","article-title":"Pegasus Verification System","key":"e_1_3_2_9_2","unstructured":"Cadence. 0225. Pegasus Verification System. Retrieved 22-July-2025 from https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/silicon-signoff\/pegasus-verification-system.html. (0225)"},{"key":"e_1_3_2_10_2","article-title":"ESD Cross Domain Checker","year":"2023","unstructured":"Cadence. 2023. ESD Cross Domain Checker. Retrieved 22-July-2025 from https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/services\/cadence-vcad-epoc-ds-v1.pdf. (2023).","journal-title":"https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/services\/cadence-vcad-epoc-ds-v1.pdf"},{"key":"e_1_3_2_11_2","unstructured":"ChipEdge. 2022. What is ECO in VLSI Physical Design? (2022). Retrieved 22-July-2025 from https:\/\/chipedge.com\/what-is-eco-in-vlsi-physical-design\/"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2190069"},{"key":"e_1_3_2_13_2","article-title":"ESD\/EOS Symposium","author":"Association ESD","year":"2023","unstructured":"ESD Association. 2023. ESD\/EOS Symposium. Retrieved 22-July-2025 from https:\/\/esda.events. (2023).","journal-title":"https:\/\/esda.events"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137147"},{"key":"e_1_3_2_15_2","first-page":"1","volume-title":"Proceedings of the 2009 Forum on Specification & Design Languages (FDL)","author":"Ferro Luca","year":"2009","unstructured":"Luca Ferro and Laurence Pierre. 2009. ISIS: Runtime verification of TLM platforms. In Proceedings of the 2009 Forum on Specification & Design Languages (FDL). 1\u20136."},{"key":"e_1_3_2_16_2","unstructured":"Harry Foster. 2022. Part 8: 2022 Wilson Research Group Functional Verification Study. Retrieved 24-October-2023 from https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/12\/12\/part-8-the-2022-wilson-research-group-functional-verification-study"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2015.7314770"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450415"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDEC.2013.6526754"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF00121125"},{"key":"e_1_3_2_21_2","volume-title":"Beyond Geometry Checks: Context-Aware Design Verification","author":"Hany Sherif","year":"2022","unstructured":"Sherif Hany and Matthew Hogan. 2022. Beyond Geometry Checks: Context-Aware Design Verification. Technical Report. Siemens EDA."},{"key":"e_1_3_2_22_2","article-title":"Reduce Verification Complexity in Low\/Multi-Power Designs","author":"Hogan M.","year":"2023","unstructured":"M. Hogan. 2023. Reduce Verification Complexity in Low\/Multi-Power Designs. Mentor Graphics White Paper. Retrieved 1-September-2023 from http:\/\/www.mentor.com (2023).","journal-title":"Mentor Graphics White Paper"},{"key":"e_1_3_2_23_2","unstructured":"Matthew Hogan Sridhar Srinivasan Dina Medhat Ziyang Lu and Mark Hofmann. 2013. Using static voltage analysis and voltage-aware DRC to identify EOS and oxide breakdown reliability issues. 2013 35th Electrical Overstress\/ Electrostatic Discharge Symposium (2013). 1\u20136."},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3155444"},{"key":"e_1_3_2_25_2","article-title":"Insight Anlayzer","author":"EDA Insight","year":"2024","unstructured":"Insight EDA. 2024. Insight Anlayzer. Retrieved July 08, 2024 from https:\/\/insighteda.com\/","journal-title":"https:\/\/insighteda.com\/"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0765"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330690"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232874"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415685"},{"key":"e_1_3_2_30_2","volume-title":"Electrical Overstress\/Electrostatic Discharge Symposium Proceedings 2010","author":"Kunz Hans","year":"2010","unstructured":"Hans Kunz, Gianluca Boselli, Jonathan Brodsky, Minas Hambardzumyan, and Ryan Eatmon. 2010. An automated ESD verification tool for analog design. In Electrical Overstress\/Electrostatic Discharge Symposium Proceedings 2010."},{"key":"e_1_3_2_31_2","article-title":"Case study: Power-aware IP and mixed-signal verification","author":"Lang Luke","year":"2010","unstructured":"Luke Lang. 2010. Case study: Power-aware IP and mixed-signal verification. In Proceedings of the DVCON.","journal-title":"Proceedings of the DVCON"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333694"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2015.7314740"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925779"},{"key":"e_1_3_2_35_2","unstructured":"Ziyang Lu and David Averill Bell. 2010. Hierarchical verification of chip-level ESD design rules. Electrical Overstress\/Electrostatic Discharge Symposium Proceedings 2010 (2010) 1\u20136."},{"key":"e_1_3_2_36_2","article-title":"Magwel ESDi","year":"2023","unstructured":"Magwel. 2023. Magwel ESDi. Retrieved July 08, 2024 from https:\/\/www.magwel.com\/about\/esdoverview\/","journal-title":"https:\/\/www.magwel.com\/about\/esdoverview\/"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.294"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795264"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294889"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.02.009"},{"key":"e_1_3_2_42_2","unstructured":"Jesse Conrad Newcomb. 2012. Circuit states. (July2012). Retrieved 22-July-2025 from https:\/\/patents.google.com\/patent\/US8225251B2\/en?inventor=Jesse+Conrad+Newcomb"},{"key":"e_1_3_2_43_2","unstructured":"Jesse Conrad Newcomb. 2012. Method of predicting electronic circuit floating gates. (May2012). Retrieved 22-July-2025 from https:\/\/patents.google.com\/patent\/US20120110528A1"},{"key":"e_1_3_2_44_2","unstructured":"Jesse Conrad Newcomb and Govinda Keshavdas. 2013. Method and system of automatically identifying level shifter circuits. (Nov.2013). Retrieved 22-July-2025 from https:\/\/patents.google.com\/patent\/US8595660B2"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164556"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546537"},{"key":"e_1_3_2_47_2","unstructured":"Dylan Patel. 2022. The Dark Side of the Semiconductor Design Renaissance \u2013 Fixed Costs Soaring Due to Photomask Sets Verification and Validation. (2022). Retrieved July 08 2024 from https:\/\/www.semianalysis.com\/p\/the-dark-side-of-the-semiconductor"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.259949"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67104-8_6"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860106"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS51330.2020.9268636"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9773-8"},{"key":"e_1_3_2_53_2","article-title":"Calibre PERC","author":"EDA Siemens","year":"2023","unstructured":"Siemens EDA. 2023. Calibre PERC. Retrieved July 08, 2024 from https:\/\/eda.sw.siemens.com\/en-US\/ic\/calibre-design\/reliability-verification\/perc\/","journal-title":"https:\/\/eda.sw.siemens.com\/en-US\/ic\/calibre-design\/reliability-verification\/perc\/"},{"key":"e_1_3_2_54_2","article-title":"Types of proof system","author":"Smith Peter","year":"2010","unstructured":"Peter Smith. 2010. Types of proof system. Retrieved 22-July-2025 from http:\/\/www.logicmatters.net\/resources\/pdfs\/ProofSystems.pdf (2010).","journal-title":"http:\/\/www.logicmatters.net\/resources\/pdfs\/ProofSystems.pdf"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_24"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948963"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146937"},{"key":"e_1_3_2_58_2","article-title":"Synopsys CustomSim","year":"2023","unstructured":"Synopsys. 2023. Synopsys CustomSim. Retrieved July 08, 2024 from https:\/\/www.synopsys.com\/content\/dam\/synopsys\/verification\/datasheets\/customsim-ds.pdf","journal-title":"https:\/\/www.synopsys.com\/content\/dam\/synopsys\/verification\/datasheets\/customsim-ds.pdf"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2015.7314812"},{"key":"e_1_3_2_60_2","article-title":"A billion-dolar mistake: Intel recalls a supporting chip for popular Sandy Bridge platform","year":"2011","unstructured":"VentureBeat. 2011. A billion-dolar mistake: Intel recalls a supporting chip for popular Sandy Bridge platform. Retrieved July 08, 2024 from https:\/\/venturebeat.com\/2011\/01\/31\/a-billion-dollar-mistake-intel-recalls-a-supporting-chip-for-popular-sandy-bridge-platform\/","journal-title":"https:\/\/venturebeat.com\/2011\/01\/31\/a-billion-dollar-mistake-intel-recalls-a-supporting-chip-for-popular-sandy-bridge-platform\/"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962120"},{"key":"e_1_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2016.7592551"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326838"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339384"},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0107-x"},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0140"},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2702615"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3748327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,22]],"date-time":"2025-09-22T10:27:53Z","timestamp":1758536873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3748327"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,20]]},"references-count":66,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2025,9,30]]}},"alternative-id":["10.1145\/3748327"],"URL":"https:\/\/doi.org\/10.1145\/3748327","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2025,9,20]]},"assertion":[{"value":"2024-02-22","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-07-02","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}