{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:44:10Z","timestamp":1766231050585,"version":"3.48.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","funder":[{"name":"National Science and Technology Council, Taiwan","award":["NSTC 113-2221-E-A49-176-MY3"],"award-info":[{"award-number":["NSTC 113-2221-E-A49-176-MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1145\/3750720.3757286","type":"proceedings-article","created":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:42:38Z","timestamp":1766230958000},"page":"54-63","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CompressRA+: Enhanced Register Allocation for Compressed ISAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-0126-6024","authenticated-orcid":false,"given":"Mu-Eng","family":"Huang","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7506-1814","authenticated-orcid":false,"given":"Chung-Yi","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4455-3147","authenticated-orcid":false,"given":"Yi-Ping","family":"You","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8913-5662","authenticated-orcid":false,"given":"Wuu","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2025,12,20]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Apple Inc.2008. Apple App Store. https:\/\/www.apple.com\/ios\/app-store\/."},{"key":"e_1_3_3_1_3_2","unstructured":"ARM Limited.2005. ARM Architecture Reference Manual: Thumb2 Supplement. https:\/\/developer.arm.com\/documentation\/ddi0308\/."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30384"},{"key":"e_1_3_3_1_6_2","unstructured":"Corporation SPE. 2018. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3578360.3580261"},{"key":"e_1_3_3_1_8_2","unstructured":"Google LLC. 2021. Google Play. https:\/\/perma.cc\/RC9M-APDD."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_3_1_10_2","unstructured":"LLVM Project. 2011. Greedy Register Allocation in LLVM 3.0. https:\/\/blog.llvm.org\/2011\/09\/greedy-register-allocation-in-llvm-30.html."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2016.33"},{"key":"e_1_3_3_1_12_2","unstructured":"Louis-Noel Pouchet and Tomofumi Yuki. 2018. Polybench: The Polyhedral Benchmark suite. https:\/\/sourceforge.net\/projects\/polybench\/."},{"key":"e_1_3_3_1_13_2","unstructured":"SiFive Inc.2023. SiFive Freedom U Software Development Kit. https:\/\/github.com\/sifive\/freedom-u-sdk. Version 2023.06.00."},{"key":"e_1_3_3_1_14_2","unstructured":"Andrew Waterman and Krste Asanovic. 2019. The RISC-V Instruction Set Manual; Volume I: Unprivileged ISA. https:\/\/riscv.org\/technical\/specifications\/."},{"key":"e_1_3_3_1_15_2","unstructured":"Wave Computing Inc.2013. MIPS32 Architecture for Programmers Volume IV-a: The MIPS16e Application-Specific Extension to the MIPS32 Architecture. https:\/\/www.mips.com\/products\/architectures\/ase\/ase16e\/."}],"event":{"name":"ICPP Workshops '25: The 54th International Conference on Parallel Processing Workshops","location":"San Diego CA USA","acronym":"ICPP Workshops '25"},"container-title":["Workshop Proceedings of the 54th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3750720.3757286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:43:00Z","timestamp":1766230980000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3750720.3757286"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":14,"alternative-id":["10.1145\/3750720.3757286","10.1145\/3750720"],"URL":"https:\/\/doi.org\/10.1145\/3750720.3757286","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]},"assertion":[{"value":"2025-12-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}