{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:44:13Z","timestamp":1766231053748,"version":"3.48.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1145\/3750720.3757290","type":"proceedings-article","created":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:42:38Z","timestamp":1766230958000},"page":"90-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SimpleScalar RV64GC: Cycle-Accurate Simulator for RISC-V RV64GC Processor with Macro-Op Fusion"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-5612-0615","authenticated-orcid":false,"given":"Shang-Chun","family":"Yang","sequence":"first","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2753-1555","authenticated-orcid":false,"given":"Hua-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6902-4595","authenticated-orcid":false,"given":"Jia-Chi","family":"Yuan","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1348-082X","authenticated-orcid":false,"given":"Yuan-Shin","family":"Hwang","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2025,12,20]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"Instruction Sets Should Be Free: The Case For RISC-V","author":"Asanovi\u0107 Krste","year":"2014","unstructured":"Krste Asanovi\u0107 and David\u00a0A. Patterson. 2014. Instruction Sets Should Be Free: The Case For RISC-V. Technical Report No. UCB\/EECS-2014-146. Electrical Engineering and Computer Sciences, University of California at Berkeley."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Todd Austin Eric Larson and Dan Ernst. 2003. SimpleScalar: An Infrastructure for Computer System Modeling. Computer 35 2 (February 2003) 59\u201367.","DOI":"10.1109\/2.982917"},{"key":"e_1_3_3_1_4_2","first-page":"41","volume-title":"in Proc. USENIX Annu. Tech. Conf., FREENIX Track, Anaheim, CA, USA","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator. In in Proc. USENIX Annu. Tech. Conf., FREENIX Track, Anaheim, CA, USA. 41."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K. Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R. Howe Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib Nilay Vaish Mark\u00a0D. Hil and David\u00a0A. Wood. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News 39 2 (August 2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_6_2","volume-title":"The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V","author":"Celio Christopher","year":"2016","unstructured":"Christopher Celio, Daniel\u00a0Palmer Dabbelt, David\u00a0A. Patterson, and Krste Asanovi\u0107. 2016. The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V. Technical Report UCB\/EECS-2016-130. University of California at Berkeley."},{"key":"e_1_3_3_1_7_2","unstructured":"RISC-V GNU Toolchain Contributors. [n. d.]. RISC-V GNU Compiler Toolchain. https:\/\/github.com\/riscv-collab\/riscv-gnu-toolchain."},{"key":"e_1_3_3_1_8_2","volume-title":"The RISC-V Instruction Set Manual Volume I: User-Level ISA","author":"Waterman A.","year":"2019","unstructured":"A. Waterman and K. Asanovi\u0107. 2019. The RISC-V Instruction Set Manual Volume I: User-Level ISA. Technical Report. RISC-V Foundation."},{"key":"e_1_3_3_1_9_2","unstructured":"Andrew Waterman Yunsup Lee Rimas Aviz\u0306ienis David\u00a0A. Patterson and Krste Asanovi\u0107. 2023. Spike A RISC-V ISA Simulator. https:\/\/github.com\/riscv-software-src\/riscv-isa-sim."}],"event":{"name":"ICPP Workshops '25: The 54th International Conference on Parallel Processing Workshops","location":"San Diego CA USA","acronym":"ICPP Workshops '25"},"container-title":["Workshop Proceedings of the 54th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3750720.3757290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T11:43:25Z","timestamp":1766231005000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3750720.3757290"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":8,"alternative-id":["10.1145\/3750720.3757290","10.1145\/3750720"],"URL":"https:\/\/doi.org\/10.1145\/3750720.3757290","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]},"assertion":[{"value":"2025-12-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}