{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T08:39:47Z","timestamp":1766219987574,"version":"3.48.0"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1145\/3754598.3754607","type":"proceedings-article","created":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T08:34:32Z","timestamp":1766219672000},"page":"331-341","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ViReC: The Virtual Register Context Architecture for Efficient Near-Memory Multithreading"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4158-5717","authenticated-orcid":false,"given":"Matthew","family":"Barondeau","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0382-9901","authenticated-orcid":false,"given":"Sophia","family":"Jiang","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8651-7603","authenticated-orcid":false,"given":"Jonathan","family":"Beard","sequence":"additional","affiliation":[{"name":"Google, Austin, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6748-2054","authenticated-orcid":false,"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,12,20]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"[n. d.]. The CORAL-2 benchmark suite. https:\/\/asc.llnl.gov\/coral-2-benchmarks."},{"key":"e_1_3_3_1_3_2","volume-title":"Understanding the Linux 2.6.8.1 CPU scheduler","author":"Aas J.","year":"2005","unstructured":"J. Aas. 2005. Understanding the Linux 2.6.8.1 CPU scheduler. Technical Report. Silicon Graphics."},{"key":"e_1_3_3_1_4_2","volume-title":"Workshop on General Purpose Processing Using GPU (GPGPU)","author":"Abaie\u00a0Shoushtary M.","year":"2023","unstructured":"M. Abaie\u00a0Shoushtary, J.\u00a0M. Arnau, J. Tubella\u00a0Murgadas, and A. Gonzalez. 2023. Lightweight Register File Caching in Collector Units for GPUs. In Workshop on General Purpose Processing Using GPU (GPGPU)."},{"key":"e_1_3_3_1_5_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Agarwal A.","year":"1990","unstructured":"A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. 1990. APRIL: A processor architecture for multiprocessing. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_6_2","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Akkary H.","year":"1998","unstructured":"H. Akkary and M.\u00a0A. Driscoll. 1998. A dynamic multithreading processor. In International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_3_1_7_2","volume-title":"International Conference on Supercomputing (ICS)","author":"Alverson R.","year":"1990","unstructured":"R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. 1990. The Tera Computer System. In International Conference on Supercomputing (ICS). 6\u00a0pages."},{"key":"e_1_3_3_1_8_2","unstructured":"Arm. 2018. Meabo. https:\/\/github.com\/arm-software\/meabo."},{"key":"e_1_3_3_1_9_2","volume-title":"Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","author":"Asri M.","year":"2020","unstructured":"M. Asri, C. Dunham, R. Rusitoru, A. Gerstlauer, and J. Beard. 2020. The Non-Uniform Compute Device (NUCD) Architecture for Lightweight Accelerator Offload. In Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)."},{"key":"e_1_3_3_1_10_2","volume-title":"Innovations in the Memory System","author":"Balasubramonian R.","year":"2016","unstructured":"R. Balasubramonian. 2016. Near Data Processing. In Innovations in the Memory System. Springer."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"R. Balasubramonian J. Chang T. Manning J.H. Moreno R. Murphy R. Nair and S. Swanson. 2014. Near-Data Processing: Insights from a MICRO-46 Workshop. IEEE Micro 34 4 (2014).","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_3_1_12_2","volume-title":"International Conference on Supercomputing (ICS)","author":"Barredo A.","year":"2021","unstructured":"A. Barredo, A. Armejach, J. Beard, and M. Moreto. 2021. Planar: a programmable accelerator for near-memory data rearrangement. In International Conference on Supercomputing (ICS)."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"L.\u00a0A. Belady. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal 5 2 (1966).","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"N. Binkert B. Beckmann G. Black S.\u00a0K. Reinhardt A. Saidi A. Basu J. Hestness D.\u00a0R. Hower T. Krishna S. Sardashti R. Sen K. Sewell M. Shoaib N. Vaish M.\u00a0D. Hill and D.\u00a0A. Wood. 2011. The gem5 simulator. ACM SIGARCH Computer Architure News 39 2 (Aug. 2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"J.\u00a0M. Borkenhagen R.\u00a0J. Eickemeyer R.\u00a0N. Kalla and S.\u00a0R. Kunkel. 2000. A multithreaded PowerPC processor for commercial servers. IBM Journal of Research and Development 44 6 (2000). 10.1147\/rd.446.0885","DOI":"10.1147\/rd.446.0885"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476146"},{"key":"e_1_3_3_1_17_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Cho Benjamin\u00a0Y","year":"2020","unstructured":"Benjamin\u00a0Y Cho, Yongkee Kwon, Sangkug Lym, and Mattan Erez. 2020. Near data acceleration with concurrent host access. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_18_2","volume-title":"Hot Chips Symposium (HC)","author":"Choquette J.","year":"2022","unstructured":"J. Choquette. 2022. Nvidia Hopper GPU: Scaling performance. In Hot Chips Symposium (HC)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"J. Cruz A. Gonz\u00e1lez M. Valero and N.\u00a0P. Topham. 2000. Multiple-banked register file architectures. ACM SIGARCH Computer Architecture News 28 2 (May 2000) 10\u00a0pages.","DOI":"10.1145\/342001.339708"},{"key":"e_1_3_3_1_20_2","volume-title":"Workshop on Experimental Computer Science (ExpCS)","author":"David F.\u00a0M.","year":"2007","unstructured":"F.\u00a0M. David, J.\u00a0C. Carlyle, and R.\u00a0H. Campbell. 2007. Context Switch Overheads for Linux on ARM Platforms. In Workshop on Experimental Computer Science (ExpCS)."},{"key":"e_1_3_3_1_21_2","volume-title":"Workshop on Irregular Applications: Architecture and Algorithms (IA3)","author":"Dysart T.","year":"2016","unstructured":"T. Dysart, P. Kogge, M. Deneroff, E. Bovell, P. Briggs, J. Brockman, K. Jacobsen, Y. Juan, S. Kuntz, R. Lethin, et\u00a0al. 2016. Highly scalable near memory processing with migrating threads on the Emu system architecture. In Workshop on Irregular Applications: Architecture and Algorithms (IA3)."},{"key":"e_1_3_3_1_22_2","volume-title":"International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNACS)","author":"Falch T.\u00a0L.","year":"2014","unstructured":"T.\u00a0L. Falch and A.\u00a0C. Elster. 2014. Register Caching for Stencil Computations on GPUs. In International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNACS)."},{"key":"e_1_3_3_1_23_2","volume-title":"International Conference on Parallel Architectures and Compilation (PACT)","author":"Fatehi E.","year":"2014","unstructured":"E. Fatehi and P. Gratz. 2014. ILP and TLP in Shared Memory Applications: A Limit Study. In International Conference on Parallel Architectures and Compilation (PACT)."},{"key":"e_1_3_3_1_24_2","volume-title":"International Symposium on High Performance Computer Architecture (HPCA)","author":"Gao M.","year":"2016","unstructured":"M. Gao and C. Kozyrakis. 2016. HRL: Efficient and flexible reconfigurable logic for near-data processing. In International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_25_2","unstructured":"B. Gatliff. 2000. Embedding with GNU: the GNU compiler and linker. Embedded Systems Programming 13 2 (2000)."},{"key":"e_1_3_3_1_26_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Gebhart M.","year":"2011","unstructured":"M. Gebhart, D.\u00a0R. Johnson, D. Tarjan, S.\u00a0W. Keckler, W.\u00a0J. Dally, E. Lindholm, and K. Skadron. 2011. Energy-efficient mechanisms for managing thread context in throughput processors. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_27_2","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Gebhart M.","year":"2012","unstructured":"M. Gebhart, S.W. Keckler, B. Khailany, R. Krashinsky, and W.\u00a0J. Dally. 2012. Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor. In International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"crossref","unstructured":"V. Geraeinejad Q. Qian and M. Ebrahimi. 2024. Investigating Register Cache Behavior: Implications for CUDA and Tensor Core Workloads on GPUs. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS) 14 3 (2024).","DOI":"10.1109\/JETCAS.2024.3439193"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"J. G\u00f3mez-Luna I.\u00a0E. Hajj I. Fernandez C. Giannoula G.\u00a0F. Oliveira and O. Mutlu. 2022. Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System. IEEE Access 10 (2022).","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"e_1_3_3_1_30_2","unstructured":"ARM Holdings. 2019. Arm Neoverse N1 Core Technical Reference Manual."},{"key":"e_1_3_3_1_31_2","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Hyun B.","year":"2024","unstructured":"B. Hyun, T. Kim, D. Lee, and M. Rhu. 2024. Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology. In International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_32_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Jain A.","year":"2016","unstructured":"A. Jain and C. Lin. 2016. Back to the Future: Leveraging Belady\u2019s Algorithm for Improved Cache Replacement. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.5555\/3355424"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"crossref","unstructured":"A. Jaleel K.\u00a0B. Theobald S.\u00a0C. Steely and J. Emer. 2010. High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP). ACM SIGARCH Computer Architure News 38 3 (June 2010) 12\u00a0pages.","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"crossref","unstructured":"T.\u00a0M. Jones M.\u00a0F.\u00a0P. O\u2019Boyle J. Abella A. Gonz\u00e1lez and O. Ergin. 2009. Energy-efficient register caching with compiler assistance. ACM Transactions on Architecture and Code Optimization (TACO) 6 4 Article 13 (Oct. 2009) 23\u00a0pages.","DOI":"10.1145\/1596510.1596511"},{"key":"e_1_3_3_1_36_2","volume-title":"International Symposium on High Performance Computer Architecture (HPCA)","author":"Lakshminarayana N.\u00a0B.","year":"2014","unstructured":"N.\u00a0B. Lakshminarayana and H. Kim. 2014. Spare register aware prefetching for graph algorithms on GPUs. In International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_37_2","unstructured":"P. Lavin J. Young J. Riedy R. Vuduc A. Vose and D. Ernst. 2020. Spatter: A Tool for Evaluating Gather \/ Scatter Performance. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1811.03743 (2020). arxiv:https:\/\/arXiv.org\/abs\/1811.03743\u00a0[cs.PF]"},{"key":"e_1_3_3_1_38_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Lee S.","year":"2021","unstructured":"S. Lee, S. Kang, J. Lee, H. Kim, E. Lee, S. Seo, H. Yoon, S. Lee, K. Lim, H. Shin, J. Kim, O. Seongil, A. Iyer, D. Wang, K. Sohn, and N.\u00a0S. Kim. 2021. Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"crossref","unstructured":"S. Mittal. 2016. A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR) 49 2 (2016).","DOI":"10.1145\/2907071"},{"key":"e_1_3_3_1_40_2","volume-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar, R. Balasubramonian, and N.\u00a0P. Jouppi. 2009. CACTI 6.0: A tool to model large caches. Technical Report. HP laboratories."},{"key":"e_1_3_3_1_41_2","volume-title":"Multithreading Architecture","author":"Nemirovsky M.","year":"2022","unstructured":"M. Nemirovsky and D. Tullsen. 2022. Multithreading Architecture. Springer Nature."},{"key":"e_1_3_3_1_42_2","volume-title":"International Symposium on High Performance Computer Architecture (ISCA)","author":"Nuth P.\u00a0R.","year":"1995","unstructured":"P.\u00a0R. Nuth and W.\u00a0J. Dally. 1995. The Named-State Register File: implementation and performance. In International Symposium on High Performance Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_43_2","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Oehmke D.\u00a0W.","year":"2005","unstructured":"D.\u00a0W. Oehmke, N.\u00a0L. Binkert, T. Mudge, and S.\u00a0K. Reinhardt. 2005. How to fake 1000 registers. In International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_3_1_44_2","volume-title":"Hot Chips Symposium (HC)","author":"Pellegrini A.","year":"2019","unstructured":"A. Pellegrini and C. Abernathy. 2019. Arm Neoverse N1: Cloud-to-edge infrastructure SoCs. In Hot Chips Symposium (HC)."},{"key":"e_1_3_3_1_45_2","volume-title":"International Symposium on Computer Architecture (HPCA)","author":"Qureshi M.\u00a0K.","year":"2007","unstructured":"M.\u00a0K. Qureshi, A. Jaleel, Y.\u00a0N. Patt, S.\u00a0C. Steely, and J. Emer. 2007. Adaptive Insertion Policies for High Performance Caching. In International Symposium on Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_46_2","volume-title":"Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Sadrosadati M.","year":"2018","unstructured":"M. Sadrosadati, A. Mirhosseini, S.\u00a0B. Ehsani, H. Sarbazi-Azad, M. Drumond, B. Falsafi, R. Ausavarungnirun, and O. Mutlu. 2018. LTRF: Enabling High-Capacity Register Files for GPUs via Hardware\/Software Cooperative Register Prefetching. In Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_3_1_47_2","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Sethumurugan S.","year":"2021","unstructured":"S. Sethumurugan, J. Yin, and J. Sartori. 2021. Designing a Cost-Effective Cache Replacement Policy using Machine Learning. In International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_48_2","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Shah I.","year":"2022","unstructured":"I. Shah, A. Jain, and C. Lin. 2022. Effective Mimicry of Belady\u2019s MIN Policy. In International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_3_1_49_2","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Shioya R.","year":"2010","unstructured":"R. Shioya, K. Horio, M. Goshima, and S. Sakai. 2010. Register Cache System Not for Latency Reduction Purpose. In International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_3_1_50_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Shukla S.","year":"2022","unstructured":"S. Shukla, S. Bandishte, J. Gaur, and S. Subramoney. 2022. Register file prefetching. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"crossref","unstructured":"A. Stillmaker and B. Baas. 2017. Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm. Integration 58 (2017).","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"e_1_3_3_1_52_2","volume-title":"International Conference on Microelectronic Systems Education (MSE)","author":"Stine J.\u00a0E.","year":"2007","unstructured":"J.\u00a0E. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W.\u00a0R. Davis, P.\u00a0D. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal. 2007. FreePDK: An Open-Source Variation-Aware Design Kit. In International Conference on Microelectronic Systems Education (MSE)."},{"key":"e_1_3_3_1_53_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Tullsen D.\u00a0M.","year":"1995","unstructured":"D.\u00a0M. Tullsen, S.\u00a0J. Eggers, and H.\u00a0M. Levy. 1995. Simultaneous multithreading: Maximizing on-chip parallelism. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_54_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Waldspurger C.\u00a0A.","year":"1993","unstructured":"C.\u00a0A. Waldspurger and W.\u00a0E. Weihl. 1993. Register Relocation: Flexible Contexts for Multithreading. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_3_1_55_2","volume-title":"International Workshop on Data Management on New Hardware (DaMoN)","author":"Xi S.\u00a0L.","year":"2015","unstructured":"S.\u00a0L. Xi, A. Augusta, M. Athanassoulis, and S. Idreos. 2015. Beyond the Wall: Near-Data Processing for Databases. In International Workshop on Data Management on New Hardware (DaMoN)."},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"crossref","unstructured":"S. Yun B. Kim J. Park H. Nam J.\u00a0H. Ahn and E. Lee. 2022. GraNDe: Near-Data Processing Architecture With Adaptive Matrix Mapping for Graph Convolutional Networks. IEEE Computer Architecture Letters (CAL) 21 2 (2022).","DOI":"10.1109\/LCA.2022.3182387"},{"key":"e_1_3_3_1_57_2","volume-title":"International Conference on Computer Design (ICCD)","author":"Yung R.","year":"1995","unstructured":"R. Yung and N.\u00a0C. Wilhelm. 1995. Caching processor general registers. In International Conference on Computer Design (ICCD)."},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"crossref","unstructured":"F. Zaruba and L. Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 27 11 (Nov. 2019).","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_3_1_59_2","volume-title":"International Symposium on Low Power Electronics and Design (ISLPED)","author":"Zeng H.","year":"2006","unstructured":"H. Zeng and K. Ghose. 2006. Register file caching for energy efficiency. In International Symposium on Low Power Electronics and Design (ISLPED)."},{"key":"e_1_3_3_1_60_2","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Zhao Y.","year":"2024","unstructured":"Y. Zhao, M. Gao, F. Liu, Y. Hu, Z. Wang, H. Lin, J. Li, H. Xian, H. Dong, T. Yang, N. Jing, X. Liang, and L. Jiang. 2024. UM-PIM: DRAM-based PIM with Uniform & Shared Memory Space. In International Symposium on Computer Architecture (ISCA)."}],"event":{"name":"ICPP '25: 54th International Conference on Parallel Processing","location":"San Diego CA USA","acronym":"ICPP '25"},"container-title":["Proceedings of the 54th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3754598.3754607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T08:36:44Z","timestamp":1766219804000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3754598.3754607"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":59,"alternative-id":["10.1145\/3754598.3754607","10.1145\/3754598"],"URL":"https:\/\/doi.org\/10.1145\/3754598.3754607","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]},"assertion":[{"value":"2025-12-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}