{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:35:41Z","timestamp":1781886941002,"version":"3.54.5"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"6","funder":[{"name":"Wuxi Science and Technology Development Fund","award":["K20241027"],"award-info":[{"award-number":["K20241027"]}]},{"name":"National Science Foundation","award":["61972180"],"award-info":[{"award-number":["61972180"]}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["JUSRP202501072"],"award-info":[{"award-number":["JUSRP202501072"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2025,11,30]]},"abstract":"<jats:p>With the increasing demand for deep neural network (DNN) inference tasks on embedded platforms, deploying compute-intensive DNNs on resource-constrained embedded platforms faces challenges. While sparsification technology offers a potential solution, its implementation on edge platforms still faces difficulties. In this article, we propose a novel sparse convolution acceleration processor based on RISC-V architecture, and design specialized custom instructions to enable efficient edge DNN inference. To this end, we mainly address three technical issues. In response to numerical characteristics of sparse convolution, the designed processor can implement a hardware-friendly architecture that transforms convolutions into sparse matrix multiplication. Additionally, it employs a column-major and element-level parallel strategy to optimize load imbalance issues present in the Gustavson algorithm, thereby enhancing sparse matrix computations. To further improve computational efficiency, our work is designed by incorporating efficient execution units that reduce instruction execution overheads while minimizing memory access frequency. Compared to traditional accelerators, our work supports custom instruction formats in the C programming language, offering superior flexibility. Extensive experimental results indicate that our work can reduce execution time over 70% when running most DNNs with convolution operations compared to conventional instruction sets. Moreover, the functionality of our work is validated on an FPGA platform, and its performance is comprehensively evaluated based on a 55 nm CMOS process. The results show that our work can achieve a peak energy efficiency of 675 GOPS\/W in most network inference tasks, demonstrating exceptional computational performance and energy efficiency.<\/jats:p>","DOI":"10.1145\/3756322","type":"journal-article","created":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T11:09:11Z","timestamp":1753528151000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing Sparse Matrix Convolution on RISC-V Core: Custom Instructions for Embedded System"],"prefix":"10.1145","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1364-0976","authenticated-orcid":false,"given":"Huachen","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9902-9755","authenticated-orcid":false,"given":"Jianyang","family":"Ding","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8171-9008","authenticated-orcid":false,"given":"Bowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9301-4130","authenticated-orcid":false,"given":"Tianshuo","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0281-9506","authenticated-orcid":false,"given":"Wei","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3822-1653","authenticated-orcid":false,"given":"Zhilei","family":"Chai","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Computer Science, Jiangnan University","place":["Wuxi, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,10,9]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/ISCA.2018.00061","volume-title":"Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Akhlaghi Vahideh","year":"2018","unstructured":"Vahideh Akhlaghi, Amir Yazdanbakhsh, Kambiz Samadi, Rajesh K. Gupta, and Hadi Esmaeilzadeh. 2018. Snapea: Predictive early activation for reducing computation in deep convolutional neural networks. In Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 662\u2013673."},{"issue":"3","key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.46586\/tches.v2020.i3.219-242","article-title":"ISA extensions for finite field arithmetic accelerating kyber and newhope on RISC-V.","volume":"2020","author":"Alkim Erdem","year":"2020","unstructured":"Erdem Alkim, H\u00fclya Evkan, Norman Lahr, Ruben Niederhagen, and Richard Petri. 2020. ISA extensions for finite field arithmetic accelerating kyber and newhope on RISC-V. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020, 3 (2020), 219\u2013242.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_4_2","first-page":"1","volume-title":"Proceedings of the 2021 9th International Symposium on Computing and Networking (CANDAR)","author":"Chen An-Tai","year":"2021","unstructured":"An-Tai Chen, Pangfeng Liu, Ding-Yong Hong, and Jan-Jan Wu. 2021. Accelerate CNN models via filter pruning and sparse tensor core. In Proceedings of the 2021 9th International Symposium on Computing and Networking (CANDAR). IEEE, 1\u20139."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595907"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2914438"},{"key":"e_1_3_1_8_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE 29th International Conference on Application-specific Systems, Architectures, and Processors (ASAP)","author":"Flamand Eric","year":"2018","unstructured":"Eric Flamand, Davide Rossi, Francesco Conti, Igor Loi, Antonio Pullini, Florent Rotenberg, and Luca Benini. 2018. GAP-8: A RISC-V SoC for AI at the edge of the IoT. In Proceedings of the 2018 IEEE 29th International Conference on Application-specific Systems, Architectures, and Processors (ASAP). IEEE, 1\u20134."},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/ESSCIRC53450.2021.9567767","volume-title":"Proceedings of the ESSCIRC 2021-IEEE 47th European Solid State Circuits Conference (ESSCIRC)","author":"Garofalo Angelo","year":"2021","unstructured":"Angelo Garofalo, Gianmarco Ottavi, Alfio Di Mauro, Francesco Conti, Giuseppe Tagliavini, Luca Benini, and Davide Rossi. 2021. A 1.15 TOPS\/W, 16-cores parallel ultra-low power cluster with 2b-to-32b fully flexible bit-precision and vector lockstep execution mode. In Proceedings of the ESSCIRC 2021-IEEE 47th European Solid State Circuits Conference (ESSCIRC). IEEE, 267\u2013270."},{"key":"e_1_3_1_10_2","first-page":"186","volume-title":"Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE)","author":"Garofalo Angelo","year":"2020","unstructured":"Angelo Garofalo, Giuseppe Tagliavini, Francesco Conti, Davide Rossi, and Luca Benini. 2020. XpulpNN: Accelerating quantized neural networks on RISC-V processors through ISA extensions. In Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, 186\u2013191."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN52387.2021.9533579"},{"key":"e_1_3_1_13_2","unstructured":"Song Han Huizi Mao and William J. Dally. 2015. Deep compression: Compressing deep neural networks with pruning trained quantization and huffman coding. arXiv:1510.00149. Retrieved from https:\/\/arxiv.org\/abs\/1510.00149"},{"key":"e_1_3_1_14_2","article-title":"Learning both weights and connections for efficient neural network","volume":"28","author":"Han Song","year":"2015","unstructured":"Song Han, Jeff Pool, John Tran, and William Dally. 2015. Learning both weights and connections for efficient neural network. Advances in Neural Information Processing Systems 28 (2015).","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_1_16_2","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1109\/ISCA.2018.00062","volume-title":"Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Hegde Kartik","year":"2018","unstructured":"Kartik Hegde, Jiyong Yu, Rohit Agrawal, Mengjia Yan, Michael Pellauer, and Christopher Fletcher. 2018. UCNN: Exploiting computational reuse in deep neural networks via weight repetition. In Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 674\u2013687."},{"key":"e_1_3_1_17_2","first-page":"646","volume-title":"Proceedings of the 14th European Conference on Computer Vision\u2013ECCV 2016 Amsterdam, The Netherlands, October 11\u201314, 2016","author":"Huang Gao","year":"2016","unstructured":"Gao Huang, Yu Sun, Zhuang Liu, Daniel Sedra, and Kilian Q. Weinberger. 2016. Deep networks with stochastic depth. In Proceedings of the 14th European Conference on Computer Vision\u2013ECCV 2016 Amsterdam, The Netherlands, October 11\u201314, 2016. Springer, 646\u2013661."},{"issue":"1","key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1109\/TCAD.2022.3168506","article-title":"Structured term pruning for computational efficient neural networks inference","volume":"42","author":"Huang Kai","year":"2022","unstructured":"Kai Huang, Bowen Li, Siang Chen, Luc Claesen, Wei Xi, Junjian Chen, Xiaowen Jiang, Zhili Liu, Dongliang Xiong, and Xiaolang Yan. 2022. Structured term pruning for computational efficient neural networks inference. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42, 1 (2022), 190\u2013203.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/ISCA.2018.00070","volume-title":"Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Jain Animesh","year":"2018","unstructured":"Animesh Jain, Amar Phanishayee, Jason Mars, Lingjia Tang, and Gennady Pekhimenko. 2018. Gist: Efficient data encoding for deep neural network training. In Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 776\u2013789."},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00850"},{"issue":"1","key":"e_1_3_1_22_2","first-page":"8039281","article-title":"Optimizing the deep neural networks by layer-wise refined pruning and the acceleration on FPGA","volume":"2022","author":"Li Hengyi","year":"2022","unstructured":"Hengyi Li, Xuebin Yue, Zhichen Wang, Zhilei Chai, Wenwen Wang, Hiroyuki Tomiyama, and Lin Meng. 2022. Optimizing the deep neural networks by layer-wise refined pruning and the acceleration on FPGA. Computational Intelligence and Neuroscience 2022, 1 (2022), 8039281.","journal-title":"Computational Intelligence and Neuroscience"},{"key":"e_1_3_1_23_2","first-page":"14255","volume-title":"Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition","author":"Li Zhengang","year":"2021","unstructured":"Zhengang Li, Geng Yuan, Wei Niu, Pu Zhao, Yanyu Li, Yuxuan Cai, Xuan Shen, Zheng Zhan, Zhenglun Kong, Qing Jin, et\u00a0al. 2021. Npas: A compiler-aware framework of unified network pruning and architecture search for beyond real-time mobile acceleration. In Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition. 14255\u201314266."},{"key":"e_1_3_1_24_2","unstructured":"Nan Liang Chengxi Wang Pengfei Liu and Yuchun Zhang. 2021 IEEE international conference on information communication and software engineering (ICICSE 2021). (n.d.)."},{"key":"e_1_3_1_25_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE High Performance Extreme Computing Conference (HPEC)","author":"Lu Shuai","year":"2022","unstructured":"Shuai Lu, Jun Chu, and Xu T. Liu. 2022. Im2win: Memory efficient convolution on SIMD architectures. In Proceedings of the 2022 IEEE High Performance Extreme Computing Conference (HPEC). IEEE, 1\u20137."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM62733.2025.00058"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3565470"},{"key":"e_1_3_1_28_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE Symposium on VLSI Circuits","author":"Miro-Panades Ivan","year":"2020","unstructured":"Ivan Miro-Panades, Benoit Tain, Jean-Fr\u00e9d\u00e9ric Christmann, David Coriat, Romain Lemaire, Clement Jany, Baudouin Martineau, Fabrice Chaix, Anthony Quelen, Emmanuel Pluchart, et\u00a0al. 2020. SamurAI: A 1.7 MOPS-36GOPS adaptive versatile IoT node with 15,000 \\(\\times\\) peak-to-idle power reduction, 207ns wake-up time and 1.3 TOPS\/W ML efficiency. In Proceedings of the 2020 IEEE Symposium on VLSI Circuits. IEEE, 1\u20132."},{"key":"e_1_3_1_29_2","first-page":"219","volume-title":"Proceedings of the 2022 IEEE 9th International Conference on Communications and Electronics (ICCE)","author":"Nguyen-Hoang Duc-Thinh","year":"2022","unstructured":"Duc-Thinh Nguyen-Hoang, Khai-Minh Ma, Duy-Linh Le, Hong-Hai Thai, Duc-Hung Le, et\u00a0al. 2022. Implementation of a 32-bit RISC-V processor with cryptography accelerators on FPGA and ASIC. In Proceedings of the 2022 IEEE 9th International Conference on Communications and Electronics (ICCE). IEEE, 219\u2013224."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378534"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01139"},{"key":"e_1_3_1_32_2","first-page":"1","volume-title":"Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Rhu Minsoo","year":"2016","unstructured":"Minsoo Rhu, Natalia Gimelshein, Jason Clemons, Arslan Zulfiqar, and Stephen W. Keckler. 2016. vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design. In Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1\u201313."},{"key":"e_1_3_1_33_2","first-page":"78","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Rhu Minsoo","year":"2018","unstructured":"Minsoo Rhu, Mike O\u2019Connor, Niladrish Chatterjee, Jeff Pool, Youngeun Kwon, and Stephen W. Keckler. 2018. Compressing DMA engine: Leveraging activation sparsity for training deep neural networks. In Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 78\u201391."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"e_1_3_1_35_2","doi-asserted-by":"crossref","unstructured":"Cheng Shi Yuchen Zhu and Sibei Yang. 2024. Plain-Det: A plain multi-dataset object detector. arXiv:2407.10083. Retrieved from https:\/\/arxiv.org\/abs\/2407.10083","DOI":"10.1007\/978-3-031-72652-1_13"},{"key":"e_1_3_1_36_2","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv:1409.1556. Retrieved from https:\/\/arxiv.org\/abs\/1409.1556"},{"key":"e_1_3_1_37_2","first-page":"1","volume-title":"Proceedings of the 2022 IEEE High Performance Extreme Computing Conference (HPEC)","author":"Sun Yufei","year":"2022","unstructured":"Yufei Sun, Long Zheng, Qinggang Wang, Xiangyu Ye, Yu Huang, Pengcheng Yao, Xiaofei Liao, and Hai Jin. 2022. Accelerating sparse deep neural network inference using gpu tensor cores. In Proceedings of the 2022 IEEE High Performance Extreme Computing Conference (HPEC). IEEE, 1\u20137."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_3_1_39_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Tan Zhanhong","year":"2020","unstructured":"Zhanhong Tan, Jiebo Song, Xiaolong Ma, Sia-Huat Tan, Hongyang Chen, Yuanqing Miao, Yifu Wu, Shaokai Ye, Yanzhi Wang, Dehui Li, et\u00a0al. 2020. PCNN: Pattern-based fine-grained regular pruning towards optimizing CNN accelerators. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3517745"},{"key":"e_1_3_1_41_2","first-page":"314","volume-title":"Proceedings of 2021 IEEE International Conference on Consumer Electronics and Computer Engineering (ICCECE)","author":"Wang Haoyu","year":"2021","unstructured":"Haoyu Wang and Chengguang Ma. 2021. An optimization of im2col, an important method of CNNs, based on continuous address access. In Proceedings of 2021 IEEE International Conference on Consumer Electronics and Computer Engineering (ICCECE). IEEE, 314\u2013320."},{"key":"e_1_3_1_42_2","article-title":"Optimizing CNN computation using RISC-V custom instruction sets for edge platforms","author":"Wang Shihang","year":"2024","unstructured":"Shihang Wang, Xingbo Wang, Zhiyuan Xu, Bingzhen Chen, Chenxi Feng, Qi Wang, and Terry Tao Ye. 2024. Optimizing CNN computation using RISC-V custom instruction sets for edge platforms. IEEE Transactions on Computers (2024).","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_1_43_2","unstructured":"Inc. Xilinx. 2023. AMD\/Xilinx\u2019s Zynq\u2122UltraScale+\u2122MPSoC XCZU3EG-1SFVC784I Adaptive SoC. Retrieved from https:\/\/www.en.alinx.com\/Product\/SoC-Development-Boards\/Zynq-UltraScale-plus-MPSoC\/AXU3EGB.html"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2983185"},{"key":"e_1_3_1_45_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Ye Hanchen","year":"2020","unstructured":"Hanchen Ye, Xiaofan Zhang, Zhize Huang, Gengsheng Chen, and Deming Chen. 2020. HybridDNN: A framework for high-performance hybrid DNN accelerator design and implementation. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13040733"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446702"},{"key":"e_1_3_1_48_2","first-page":"1","volume-title":"Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Zhang Jinming","year":"2021","unstructured":"Jinming Zhang, Lifu Cheng, Cen Li, Yongfu Li, Guanghui He, Ningyi Xu, and Yong Lian. 2021. A low-latency FPGA implementation for real-time object detection. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 1\u20135."},{"key":"e_1_3_1_49_2","first-page":"4595","volume-title":"Proceedings of the Computer Vision and Pattern Recognition Conference (CVPR)","author":"Zhu Yuchen","year":"2025","unstructured":"Yuchen Zhu, Cheng Shi, Dingyou Wang, Jiajin Tang, Zhengxuan Wei, Yu Wu, Guanbin Li, and Sibei Yang. 2025. Rethinking query-based transformer for continual image segmentation. In Proceedings of the Computer Vision and Pattern Recognition Conference (CVPR). 4595\u20134606."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3756322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T12:41:32Z","timestamp":1760013692000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3756322"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,9]]},"references-count":48,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025,11,30]]}},"alternative-id":["10.1145\/3756322"],"URL":"https:\/\/doi.org\/10.1145\/3756322","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,9]]},"assertion":[{"value":"2025-04-03","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-07-20","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-10-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}