{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T18:43:21Z","timestamp":1763059401394,"version":"build-2065373602"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1845706, CNS-2415774, CCF-2415473"],"award-info":[{"award-number":["CCF-1845706, CNS-2415774, CCF-2415473"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1145\/3757347.3759140","type":"proceedings-article","created":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T16:24:42Z","timestamp":1756398282000},"page":"85-91","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Can Hardware Outsmart Software in Tiered Memory Management? A CMM-H Case Study"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3653-7173","authenticated-orcid":false,"given":"Zhen","family":"Lin","sequence":"first","affiliation":[{"name":"The University of Texas at Arlington, Arlington, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9087-9693","authenticated-orcid":false,"given":"Yujie","family":"Yang","sequence":"additional","affiliation":[{"name":"The University of Texas at Arlington, Arlington, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7303-3595","authenticated-orcid":false,"given":"Lingfeng","family":"Xiang","sequence":"additional","affiliation":[{"name":"The University of Texas at Arlington, Arlington, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3408-9050","authenticated-orcid":false,"given":"Lianjie","family":"Cao","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs, Milpitas, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0688-6394","authenticated-orcid":false,"given":"Faraz","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs, Milpitas, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2133-4363","authenticated-orcid":false,"given":"Jia","family":"Rao","sequence":"additional","affiliation":[{"name":"The University of Texas at Arlington, Arlington, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5062-4710","authenticated-orcid":false,"given":"Hui","family":"Lu","sequence":"additional","affiliation":[{"name":"The University of Texas at Arlington, Arlington, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4594-8164","authenticated-orcid":false,"given":"Puneet","family":"Sharma","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs, Milpitas, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,9,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Autonuma: the other approach to numa scheduling. https:\/\/lwn.net\/Articles\/488709\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Bcache. https:\/\/bcache.evilpiepirate.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Cmm-h tiered memory. https:\/\/download.semiconductor.samsung.com\/resources\/data-sheet\/cmm-h-tm-datasheet.pdf."},{"key":"e_1_3_2_1_4_1","unstructured":"Compute express link\u2122: The breakthrough cpu-to-device interconnect. https:\/\/www.computeexpresslink.org\/download-the-specification."},{"key":"e_1_3_2_1_5_1","unstructured":"Damon-based reclamation. https:\/\/docs.kernel.org\/admin-guide\/mm\/damon\/reclaim.html#:~:text=DAMON%2Dbased%20Reclamation%20(DAMON_RECLAIM) of%20memory%20pressure%20and%20requirements."},{"key":"e_1_3_2_1_6_1","unstructured":"Dmcache. https:\/\/www.kernel.org\/doc\/Documentation\/device-mapper\/cache.txt."},{"key":"e_1_3_2_1_7_1","unstructured":"Fio. https:\/\/manpages.ubuntu.com\/manpages\/jammy\/man1\/fio.1.html."},{"key":"e_1_3_2_1_8_1","unstructured":"Memory-semantic ssd\u2122. https:\/\/samsungmsl.com\/cmmh\/."},{"key":"e_1_3_2_1_9_1","unstructured":"Open CAS - open cache acceleration software. https:\/\/open-cas.github.io\/index.html#who-already-uses-ocf."},{"key":"e_1_3_2_1_10_1","unstructured":"Samsung pm9a3 ssd review. https:\/\/www.storagereview.com\/review\/samsung-pm9a3-ssd-review."},{"key":"e_1_3_2_1_11_1","volume-title":"10th USENIX Conference on File and Storage Technologies (FAST 12)","author":"Caching","year":"2012","unstructured":"Caching less for better performance: Balancing cache size and update cost of flash memory cache in hybrid storage systems. In 10th USENIX Conference on File and Storage Technologies (FAST 12) (San Jose, CA, Feb. 2012), USENIX Association."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037706"},{"key":"e_1_3_2_1_14_1","first-page":"1196","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ahmadian S.","year":"2019","unstructured":"Ahmadian, S., Salkhordeh, R., and Asadi, H. Lbica: A load balancer for i\/o cache architectures. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2019), pp. 1196--1201."},{"key":"e_1_3_2_1_15_1","first-page":"753","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Berg B.","year":"2020","unstructured":"Berg, B., Berger, D. S., McAllister, S., Grosof, I., Gunasekar, S., Lu, J., Uhlar, M., Carrig, J., Beckmann, N., Harchol-Balter, M., and Ganger, G. R. The CacheLib caching engine: Design and experiences at scale. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) (Nov. 2020), USENIX Association, pp. 753--768."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Proceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management (New York, NY, USA, 2022), ISMM 2022, Association for Computing Machinery","author":"Bergman S.","unstructured":"Bergman, S., Faldu, P., Grot, B., Vilanova, L., and Silberstein, M. Reconsidering os memory optimizations in the presence of disaggregated memory. In Proceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management (New York, NY, USA, 2022), ISMM 2022, Association for Computing Machinery, p. 1--14."},{"key":"e_1_3_2_1_17_1","volume-title":"2002 USENIX Annual Technical Conference (USENIX ATC 02)","author":"Burnett N. C.","year":"2002","unstructured":"Burnett, N. C., Bent, J., Arpaci-Dusseau, A. C., and Arpaci-Dusseau, R. H. Exploiting Gray-Box knowledge of Buffer-Cache management. In 2002 USENIX Annual Technical Conference (USENIX ATC 02) (Monterey, CA, June 2002), USENIX Association."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995902"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_20_1","volume-title":"Conference on File and Storage Technologies (FAST 02)","author":"Forney B. C.","year":"2002","unstructured":"Forney, B. C., and Arpaci-Dusseau, A. C. Storage-Aware caching: Revisiting caching for heterogeneous storage systems. In Conference on File and Storage Technologies (FAST 02) (Monterey, CA, Jan. 2002), USENIX Association."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1960475.1960495"},{"key":"e_1_3_2_1_22_1","volume-title":"2013 USENIX Annual Technical Conference (USENIX ATC 13)","author":"Holland D. A.","year":"2013","unstructured":"Holland, D. A., Angelino, E., Wald, G., and Seltzer, M. I. Flash caching on the storage client. In 2013 USENIX Annual Technical Conference (USENIX ATC 13) (San Jose, CA, June 2013), USENIX Association, pp. 127--138."},{"key":"e_1_3_2_1_23_1","volume-title":"4th USENIX Conference on File and Storage Technologies (FAST 05)","author":"Jiang S.","year":"2005","unstructured":"Jiang, S., Ding, X., Chen, F., Tan, E., and Zhang, X. DULO: An effective buffer cache management scheme to exploit both temporal and spatial localities. In 4th USENIX Conference on File and Storage Technologies (FAST 05) (San Francisco, CA, Dec. 2005), USENIX Association."},{"key":"e_1_3_2_1_24_1","first-page":"715","volume-title":"2021 USENIX Annual Technical Conference (USENIX ATC 21)","author":"Kim J.","year":"2021","unstructured":"Kim, J., Choe, W., and Ahn, J. Exploring the design space of page management for Multi-Tiered memory systems. In 2021 USENIX Annual Technical Conference (USENIX ATC 21) (July 2021), USENIX Association, pp. 715--728."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2011.64"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2591272.2591278"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2015.44"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132770"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3599691.3603413"},{"key":"e_1_3_2_1_30_1","first-page":"801","volume-title":"2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Lin Z.","year":"2023","unstructured":"Lin, Z., Xiang, L., Rao, J., and Lu, H. P2CACHE: Exploring tiered memory for In-Kernel file systems caching. In 2023 USENIX Annual Technical Conference (USENIX ATC 23) (Boston, MA, July 2023), USENIX Association, pp. 801--815."},{"key":"e_1_3_2_1_31_1","first-page":"801","volume-title":"2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Lin Z.","year":"2023","unstructured":"Lin, Z., Xiang, L., Rao, J., and Lu, H. P2CACHE: Exploring tiered memory for In-Kernel file systems caching. In 2023 USENIX Annual Technical Conference (USENIX ATC 23) (Boston, MA, July 2023), USENIX Association, pp. 801--815."},{"key":"e_1_3_2_1_32_1","volume-title":"Dissecting cxl memory performance at scale: Analysis, modeling, and optimization","author":"Liu J.","year":"2024","unstructured":"Liu, J., Hadian, H., Xu, H., Berger, D. S., and Li, H. Dissecting cxl memory performance at scale: Analysis, modeling, and optimization, 2024."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557143"},{"key":"e_1_3_2_1_34_1","first-page":"1213","volume-title":"2025 USENIX Annual Technical Conference (USENIX ATC 25)","author":"Liu R.","year":"2025","unstructured":"Liu, R., Ma, T., Zhang, M., Huang, J., Shan, Y., Liu, Z., Xiang, L., Lin, Z., Lu, H., Rao, J., Chen, K., and Wu, Y. Dsa-2lm: A cpu-free tiered memory architecture with intel dsa. In 2025 USENIX Annual Technical Conference (USENIX ATC 25) (Boston, MA, July 2025), USENIX Association, pp. 1213--1222."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00072"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_38_1","first-page":"813","volume-title":"2020 USENIX Annual Technical Conference (USENIX ATC 20)","author":"Papagiannis A.","year":"2020","unstructured":"Papagiannis, A., Xanthakis, G., Saloustros, G., Marazakis, M., and Bilas, A. Optimizing memory-mapped {I\/O} for fast storage devices. In 2020 USENIX Annual Technical Conference (USENIX ATC 20) (2020), pp. 813--827."},{"key":"e_1_3_2_1_39_1","first-page":"315","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Ruan Z.","year":"2020","unstructured":"Ruan, Z., Schwarzkopf, M., Aguilera, M. K., and Belay, A. {AIFM}:{High-Performance}, {Application-Integrated} far memory. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) (2020), pp. 315--332."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_41_1","first-page":"8","volume-title":"Proceedings of the 8th USENIX Conference on File and Storage Technologies (USA, 2010), FAST'10, USENIX Association","author":"Soundararajan G.","unstructured":"Soundararajan, G., Prabhakaran, V., Balakrishnan, M., and Wobber, T. Extending ssd lifetimes with disk-based write caches. In Proceedings of the 8th USENIX Conference on File and Storage Technologies (USA, 2010), FAST'10, USENIX Association, p. 8."},{"key":"e_1_3_2_1_42_1","first-page":"105","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture (New York, NY, USA, 2023), MICRO '23, Association for Computing Machinery","author":"Sun Y.","unstructured":"Sun, Y., Yuan, Y., Yu, Z., Kuper, R., Song, C., Huang, J., Ji, H., Agarwal, S., Lou, J., Jeong, I., Wang, R., Ahn, J. H., Xu, T., and Kim, N. S. Demystifying cxl memory with genuine cxl-ready systems and devices. In Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture (New York, NY, USA, 2023), MICRO '23, Association for Computing Machinery, p. 105--121."},{"key":"e_1_3_2_1_43_1","first-page":"307","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Wu K.","year":"2021","unstructured":"Wu, K., Guo, Z., Hu, G., Tu, K., Alagappan, R., Sen, R., Park, K., Arpaci-Dusseau, A. C., and Arpaci-Dusseau, R. H. The storage hierarchy is not a hierarchy: Optimizing caching on modern storage devices with orthus. In 19th USENIX Conference on File and Storage Technologies (FAST 21) (2021), pp. 307--323."},{"key":"e_1_3_2_1_44_1","first-page":"307","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Wu K.","year":"2021","unstructured":"Wu, K., Guo, Z., Hu, G., Tu, K., Alagappan, R., Sen, R., Park, K., Arpaci-Dusseau, A. C., and Arpaci-Dusseau, R. H. The storage hierarchy is not a hierarchy: Optimizing caching on modern storage devices with orthus. In 19th USENIX Conference on File and Storage Technologies (FAST 21) (2021), pp. 307--323."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2010.11"},{"volume-title":"Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation (USA, 2024), OSDI'24, USENIX Association.","author":"Xiang L.","key":"e_1_3_2_1_46_1","unstructured":"Xiang, L., Lin, Z., Deng, W., Lu, H., Rao, J., Yuan, Y., and Wang, R. Nomad: non-exclusive memory tiering via transactional page migration. In Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation (USA, 2024), OSDI'24, USENIX Association."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519556"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749736"},{"key":"e_1_3_2_1_50_1","volume-title":"Architectural and system implications of cxl-enabled tiered memory. arXiv preprint arXiv:2503.17864","author":"Yang Y.","year":"2025","unstructured":"Yang, Y., Xiang, L., Du, P., Lin, Z., Deng, W., Wang, R., Kudryavtsev, A., Ko, L., Lu, H., and Rao, J. Architectural and system implications of cxl-enabled tiered memory. arXiv preprint arXiv:2503.17864 (2025)."},{"key":"e_1_3_2_1_51_1","volume-title":"Performance characterizations and usage guidelines of samsung cxl memory module hybrid prototype. arXiv preprint arXiv:2503.22017","author":"Zeng J.","year":"2025","unstructured":"Zeng, J., Pei, S., Zhang, D., Zhou, Y., Beygi, A., Yao, X., Kachare, R., Zhang, T., Li, Z., Nguyen, M., et al. Performance characterizations and usage guidelines of samsung cxl memory module hybrid prototype. arXiv preprint arXiv:2503.22017 (2025)."}],"event":{"name":"SYSTOR '25: The 18th ACM International Systems and Storage Conference","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","Technion Israel Institute of Technology"],"location":"Virtual Israel","acronym":"SYSTOR '25"},"container-title":["Proceedings of the 18th ACM International Systems and Storage Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3757347.3759140","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3757347.3759140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T14:13:37Z","timestamp":1760019217000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3757347.3759140"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":51,"alternative-id":["10.1145\/3757347.3759140","10.1145\/3757347"],"URL":"https:\/\/doi.org\/10.1145\/3757347.3759140","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]},"assertion":[{"value":"2025-09-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}