{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:13:18Z","timestamp":1765465998577,"version":"3.48.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3760250.3762224","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:06:36Z","timestamp":1765465596000},"page":"298-313","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["TiNA: Tiered Network Buffer Architecture for Fast Networking in Chiplet-based CPUs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7528-8182","authenticated-orcid":false,"given":"Siddharth","family":"Agarwal","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4276-7529","authenticated-orcid":false,"given":"Tianchen","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2314-2734","authenticated-orcid":false,"given":"Jinghan","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1530-2568","authenticated-orcid":false,"given":"Saksham","family":"Agarwal","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,12,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3603269.3604878"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00042"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486031"},{"key":"e_1_3_2_1_4_1","unstructured":"AMD. Accessed in 2025. Smart Data Cache Injection (SDCI) White Paper. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/epyc-technical-docs\/white-papers\/58725.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3359989.3365412"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1672308.1672325"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934875"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303977"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3489146.3489192"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00015"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716281.2836086"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357223.3362737"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662938"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.23"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel. 2009. An Introduction to the Intel\u00ae QuickPath Interconnect -- intel.com. https:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quick-path-interconnect-introduction-paper.html"},{"key":"e_1_3_2_1_17_1","volume-title":"Accessed","year":"2025","unstructured":"Intel. Accessed in 2025. 4th Gen Intel Xeon Processor Scalable Family, Sapphire Rapids. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html"},{"key":"e_1_3_2_1_18_1","volume-title":"Accessed in 2025 a","unstructured":"Intel. Accessed in 2025 a. Compute Express Link Optimize Memory Usage in Multithreaded Data Plane Development Kit (DPDK) Applications. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/optimize-memory-usage-in-multi-threaded-data-plane-development-kit-dpdk-applications.html."},{"key":"e_1_3_2_1_19_1","volume-title":"Accessed","year":"2025","unstructured":"Intel. Accessed in 2025, b. Data Plane Development Kit (DPDK). https:\/\/www.dpdk.org."},{"key":"e_1_3_2_1_20_1","volume-title":"Accessed","year":"2025","unstructured":"Intel. Accessed in 2025. Intel\u00ae Data Direct I\/O Technology (Intel\u00ae DDIO): Technology Brief. https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology-brief.html."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1644893.1644918"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307457"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043558"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337217"},{"key":"e_1_3_2_1_26_1","volume-title":"Accessed","author":"Ltd ARM","year":"2025","unstructured":"ARM Ltd. Accessed in 2025. Arm DynamIQ Shared Unit Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/100453\/latest\/."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230564"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"e_1_3_2_1_31_1","volume-title":"Accessed","author":"Project DPDK","year":"2025","unstructured":"DPDK Project. Accessed in 2025. DPDK Programmer's Guide - Service Cores. https:\/\/doc.dpdk.org\/guides\/prog_guide\/service_cores.html"},{"key":"e_1_3_2_1_32_1","volume-title":"Patent 8862828B2","author":"Saraf Ravindra P","year":"2014","unstructured":"Ravindra P Saraf, Rahul Pal, and Ashok Jagannathan. U.S. Patent 8862828B2 Oct. 2014. Sub-NUMA clustering."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378509"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731411"},{"key":"e_1_3_2_1_36_1","volume-title":"Accessed","author":"Project The","year":"2025","unstructured":"The OpenSSL Project. Accessed in 2025. OpenSSL: The Open Source toolkit for SSL\/TLS. www.openssl.org."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307466"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00041"},{"key":"e_1_3_2_1_39_1","unstructured":"Krishnaswamy Viswanathan. 2024. Intel\u00ae Memory Latency Checker v3.11. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3651890.3672271"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508042"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131365.3131375"}],"event":{"name":"ASPLOS '26:31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3760250.3762224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:08:57Z","timestamp":1765465737000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3760250.3762224"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,11]]},"references-count":43,"alternative-id":["10.1145\/3760250.3762224","10.1145\/3760250"],"URL":"https:\/\/doi.org\/10.1145\/3760250.3762224","relation":{},"subject":[],"published":{"date-parts":[[2025,12,11]]},"assertion":[{"value":"2025-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}