{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:13:22Z","timestamp":1765466002449,"version":"3.48.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","funder":[{"name":"HORIZON EUROPE Digital, Industry and Space","award":["101070375"],"award-info":[{"award-number":["101070375"]}]},{"name":"HORIZON EUROPE Digital, Industry and Space","award":["101088865"],"award-info":[{"award-number":["101088865"]}]},{"name":"Research Foundation Flanders","award":["1SE7723N"],"award-info":[{"award-number":["1SE7723N"]}]},{"name":"Flanders AI Research Program","award":["-"],"award-info":[{"award-number":["-"]}]},{"name":"UKRI EPSRC Centre for Doctoral Training in Machine Learning Systems","award":["EP\/Y03516X\/1"],"award-info":[{"award-number":["EP\/Y03516X\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3760250.3762225","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:06:36Z","timestamp":1765465596000},"page":"265-280","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The Configuration Wall: Characterization and Elimination of Accelerator Configuration Overhead"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9503-403X","authenticated-orcid":false,"given":"Josse","family":"Van Delm","sequence":"first","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9389-8512","authenticated-orcid":false,"given":"Anton","family":"Lydike","sequence":"additional","affiliation":[{"name":"The University of Edinburgh, Edinburgh, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0692-1227","authenticated-orcid":false,"given":"Joren","family":"Dumoulin","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8821-3939","authenticated-orcid":false,"given":"Jonas","family":"Crols","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3001-3611","authenticated-orcid":false,"given":"Xiaoling","family":"Yi","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0286-4609","authenticated-orcid":false,"given":"Ryan","family":"Antonio","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2650-9596","authenticated-orcid":false,"given":"Jackson","family":"Woodruff","sequence":"additional","affiliation":[{"name":"The University of Edinburgh, Edinburgh, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3874-6003","authenticated-orcid":false,"given":"Tobias","family":"Grosser","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3495-9263","authenticated-orcid":false,"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[{"name":"KU Leuven, Leuven, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2025,12,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. NVIDIA Deep Learning Accelerator. https:\/\/nvdla.org\/. Accessed: 2024-08--2."},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Spike a RISC-V ISA Simulator. https:\/\/github.com\/riscvsoftware-src\/riscv-isa-sim. Accessed: 2025--3--12."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO57630.2024.10444801"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080216"},{"key":"e_1_3_2_1_5_1","volume-title":"Tech. Rep. UCB\/EECS-2016--17 4","author":"Asanovic Krste","year":"2016","unstructured":"Krste Asanovic, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, et al. 2016. The rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016--17 4 (2016), 6--2."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"452","DOI":"10.1109\/T-ED.1984.21550","article-title":"Generalized scaling theory and its application to a 1\/4 micrometer MOSFET design","volume":"31","author":"Baccarani Giorgio","year":"2005","unstructured":"Giorgio Baccarani, Matthew R Wordeman, and Robert H Dennard. 2005. Generalized scaling theory and its application to a 1\/4 micrometer MOSFET design. IEEE Transactions on Electron Devices 31, 4 (2005), 452--462.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527383"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10257113"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3293320.3293321"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3222346"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3256796"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067643"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Corporation. 2024. Accelerate Artificial Intelligence (AI)Workloads with Intel Advanced Matrix Extensions (Intel AMX). Technical Report. Intel Corporation. version 2024-06--17."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133806.2133822"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785543"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.6591"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"e_1_3_2_1_18_1","unstructured":"Mathieu Fehr Michel Weber Christian Ulmann Alexandre Lopoukhine Martin L\u00fccke Th\u00e9o Degioanni Michel Steuwer and Tobias Grosser. 2024. Sidekick compilation with xDSL. arXiv:2311.07422 [cs.PL] https:\/\/arxiv.org\/abs\/2311.07422"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_21_1","unstructured":"Renato Golin Lorenzo Chelini Adam Siemieniuk Kavitha Madhu Niranjan Hasabnis Hans Pabst Evangelos Georganas and Alexander Heinecke. 2024. Towards a high-performance AI compiler with upstream MLIR. arXiv:2404.15204 [cs.PL] https:\/\/arxiv.org\/abs\/2404.15204"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12040050"},{"key":"e_1_3_2_1_23_1","volume-title":"Agile Hardware and Software Co-design for RISC-V-based Multi-precision Deep Learning Microprocessor. In 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 490--495","author":"He Zicheng","year":"2023","unstructured":"Zicheng He, Ao Sheri, Qiufeng Li, Quan Cheng, and Hao Yu. 2023. Agile Hardware and Software Co-design for RISC-V-based Multi-precision Deep Learning Microprocessor. In 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC). 490--495."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399180"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.6"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480051"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3409546"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.04.002"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_2_1_33_1","volume-title":"The hwacha microarchitecture manual, version 3.8. EECS Department","author":"Lee Yunsup","year":"2015","unstructured":"Yunsup Lee, Albert Ou, Colin Schmidt, Sagar Karandikar, Howard Mao, and K Asanovic. 2015. The hwacha microarchitecture manual, version 3.8. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2015--263 (2015)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3505285"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137020"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the GCC Developers' Summit. Citeseer, 97--110","author":"Diego","unstructured":"Diego Novillo et al. 2007. Memory SSA-a unified approach for sparsely representing memory operations. In Proceedings of the GCC Developers' Summit. Citeseer, 97--110."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378501"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474230"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268718"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656019.3676896"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2023.07.002"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.15"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582059"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465283"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3307408"},{"key":"e_1_3_2_1_47_1","volume-title":"OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISCV Control and Tight Memory Coupling. In 2025 30th Asia and South Pacific Design Automation Conference (ASP-DAC).","author":"Yi Xiaoling","year":"2025","unstructured":"Xiaoling Yi, Ryan Antonio, Joren Dumoulin, Jiacong Sun, Josse Van Delm, Guilherme Paim, and Marian Verhelst. 2025. OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISCV Control and Tight Memory Coupling. In 2025 30th Asia and South Pacific Design Automation Conference (ASP-DAC)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"e_1_3_2_1_49_1","volume-title":"Compiler Technologies in Deep Learning Co-Design: A Survey. Intelligent Computing","author":"Zhang Hongbin","year":"2023","unstructured":"Hongbin Zhang, Mingjie Xing, YanjunWu, and Chen Zhao. 2023. Compiler Technologies in Deep Learning Co-Design: A Survey. Intelligent Computing (2023)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582046"},{"key":"e_1_3_2_1_51_1","volume-title":"Enabling heterogeneous, multicore soc research with RISC-V and ESP. arXiv preprint arXiv:2206.01901","author":"Zuckerman Joseph","year":"2022","unstructured":"Joseph Zuckerman, Paolo Mantovani, Davide Giri, and Luca P Carloni. 2022. Enabling heterogeneous, multicore soc research with RISC-V and ESP. arXiv preprint arXiv:2206.01901 (2022)."}],"event":{"name":"ASPLOS '26:31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3760250.3762225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T15:09:00Z","timestamp":1765465740000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3760250.3762225"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,11]]},"references-count":51,"alternative-id":["10.1145\/3760250.3762225","10.1145\/3760250"],"URL":"https:\/\/doi.org\/10.1145\/3760250.3762225","relation":{},"subject":[],"published":{"date-parts":[[2025,12,11]]},"assertion":[{"value":"2025-12-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}