{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:38:19Z","timestamp":1780673899491,"version":"3.54.1"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","funder":[{"name":"Federal Ministry of Research, Technology, and Space BMFTR, as part of the MANNHEIM-CeCaS project","award":["16ME0817"],"award-info":[{"award-number":["16ME0817"]}]},{"name":"DI-EDAI project","award":["16ME0990K"],"award-info":[{"award-number":["16ME0990K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2025,9,30]]},"abstract":"<jats:p>As the integration of FPGAs into cloud computing platforms accelerates, the risk of fault injection attacks - especially through power-wasting designs - becomes increasingly critical. Malicious tenants can upload FPGA designs that, under specific input stimuli, generate excessive power consumption, jeopardizing the integrity of the shared power delivery network (PDN) and enabling denial-of-service or side-channel attacks. Traditional detection techniques relying on netlist and bitstream analysis struggle with generalization and can be evaded through circuit obfuscation and seemingly benign designs. In contrast to these netlist-based approaches, we introduce Timekeepers, a novel detection method that utilizes Standard Delay Format (SDF) timing data combined with machine learning to detect anomalous power behavior in synthesized FPGA designs.<\/jats:p>\n          <jats:p\/>\n          <jats:p>Our method trains a decision tree classifier on SDF files generated from both benign and malicious designs, focusing on timing characteristics such as propagation delays and setup\/hold violations to identify power wasters at the primitive level. By abstracting away from circuit connectivity and emphasizing timing patterns, our framework is both scalable and robust across different FPGA architectures. The classifier independently evaluates each FPGA component and aggregates the results using a threshold-based voting system to improve detection granularity and reduce false positives. Timekeepers achieves 99.6% accuracy and demonstrates superior performance compared to state-of-the-art solutions. Furthermore, our approach is platform-agnostic and does not require access to netlists or bitstreams, preserving intellectual property confidentiality while enhancing pre-deployment security checks.<\/jats:p>\n          <jats:p\/>","DOI":"10.1145\/3761809","type":"journal-article","created":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T11:27:42Z","timestamp":1755516462000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Timekeepers: ML-Driven SDF Analysis for Power-Wasters Detection in FPGAs"],"prefix":"10.1145","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1531-3467","authenticated-orcid":false,"given":"Mohamed","family":"Fathy","sequence":"first","affiliation":[{"name":"ITEC, Karlsruhe Institute of Technology","place":["Karlsruhe, Germany"]},{"name":"Electronics, German University in Cairo","place":["Karlsruhe, Germany"]},{"name":"Si-Vision LLC","place":["Karlsruhe, Germany"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1566-8997","authenticated-orcid":false,"given":"Hassan","family":"Nassar","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology","place":["Karlsruhe, Germany"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6282-7738","authenticated-orcid":false,"given":"Mohamed","family":"Abd El Ghany","sequence":"additional","affiliation":[{"name":"Electronics, German University in Cairo","place":["New Cairo City, Egypt"]},{"name":"Si-Vision LLC","place":["New Cairo City, Egypt"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Computer Science, Karlsruhe Institute of Technology","place":["Karlsruhe, Germany"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,9,26]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00040"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529992"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCCE51767.2020.00109"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643485"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","unstructured":"Falk Schellenberg Dennis R. E. Gnad Amir Moradi and Mehdi B. Tahoori. 2021. An inside job: Remote power analysis attacks on FPGAs. IEEE Design & Test 38 3 (2021) 58\u201366. DOI:10.1109\/MDAT.2021.3063306","DOI":"10.1109\/MDAT.2021.3063306"},{"key":"e_1_3_1_7_2","unstructured":"Nithyashankari Gummidipoondi Jayasankaran Hao Guo Satwik Patnaik Jeyavijayan Rajendran and Jiang Hu. 2023. Securing Cloud FPGAs Against Power Side-Channel Attacks: A Case Study on Iterative AES. arXiv:2307.02569. Retrieved from https:\/\/arxiv.org\/abs\/2307.02569"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.441-464"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3443769"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637613"},{"key":"e_1_3_1_11_2","first-page":"63","volume-title":"Proceedings of the 13th International Conference on ICT in Education, Research and Industrial Applications. Integration, Harmonization and Knowledge Transfer, ICTERI, PhD Symposium 2017, Kyiv, Ukraine, May 15-18, 2017 (CEUR Workshop Proceedings)","author":"Kolesnyk Inna","year":"2017","unstructured":"Inna Kolesnyk, Artem Perepelitsyn, and Vitaliy Kulanov. 2017. Providing of FPGA resources as a service: Technologies , deployment and case-study. In Proceedings of the 13th International Conference on ICT in Education, Research and Industrial Applications. Integration, Harmonization and Knowledge Transfer, ICTERI, PhD Symposium 2017, Kyiv, Ukraine, May 15-18, 2017 (CEUR Workshop Proceedings). CEUR-WS.org, 63\u201368."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-16949-7_1"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.78"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON.2017.8117122"},{"key":"e_1_3_1_16_2","volume-title":"Partial Reconfiguration User Guide","year":"2015","unstructured":"Xilinx 2015. Partial Reconfiguration User Guide. Xilinx."},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2021.3127288"},{"key":"e_1_3_1_18_2","unstructured":"Feng Yan Andreas Koch and Oliver Sinnen. 2024. A survey on FPGA-based accelerator for ML models. Retrieved from https:\/\/arxiv.org\/abs\/2412.15666"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676843"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Zhuangdi Zhu Alex X. Liu Fan Zhang and Fei Chen. 2021. FPGA resource pooling in cloud computing. IEEE Transactions on Cloud Computing 9 2 (2021) 610\u2013626. DOI:10.1109\/TCC.2018.2874011","DOI":"10.1109\/TCC.2018.2874011"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Jayeeta Chaudhuri Hassan Nassar Dennis R. E. Gnad Jorg Henkel Mehdi B. Tahoori and Krishnendu Chakrabarty. 2025. FLARE: Fault attack leveraging address reconfiguration exploits in multi-tenant FPGAs. In 2025 IEEE European Test Symposium (ETS). 1\u20136. DOI:10.1109\/ETS63895.2025.11049651","DOI":"10.1109\/ETS63895.2025.11049651"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","unstructured":"Jakub Breier and Xiaolu Hou. 2022. How practical are fault injection attacks really? IEEE Access 10 November (2022) 113122\u2013113130. DOI:10.1109\/ACCESS.2022.3217212","DOI":"10.1109\/ACCESS.2022.3217212"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS64447.2024.10915413"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00036"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697767"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474140"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3027711"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3340557"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","unstructured":"Jonas Krautter Dennis R. E. Gnad and Mehdi B. Tahoori. 2018. FPGAhammer: Remote voltage fault attacks on shared FPGAs suitable for DFA on AES. IACR Transactions on Cryptographic Hardware and Embedded Systems 2018 3 (2018) 44\u201368. DOI:10.13154\/tches.v2018.i3.44-68","DOI":"10.13154\/tches.v2018.i3.44-68"},{"key":"e_1_3_1_31_2","unstructured":"Amit Mazumder Shuvo Tao Zhang Farimah Farahmandi and Mark Tehranipoor. 2023. A comprehensive survey on non-invasive fault injection attacks. Cryptology ePrint Archive Paper 2023\/1769. Retrieved from https:\/\/eprint.iacr.org\/2023\/1769"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00044"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"e_1_3_1_38_2","volume-title":"Reading SDF Files","year":"2019","unstructured":"VLSI EXPERT 2019. Reading SDF Files. VLSI EXPERT."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545411"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810438"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3190771"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00018"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698764"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"e_1_3_1_47_2","volume-title":"Proceedings of the IWLS","author":"Pistorius J. T.","year":"2007","unstructured":"J. T. Pistorius, Mike Hutton, Alan Mishchenko, and Robert K. Brayton. 2007. Benchmarking method and designs targeting logic synthesis for FPGAs. In Proceedings of the IWLS. Retrieved from https:\/\/api.semanticscholar.org\/CorpusID:14413517"},{"key":"e_1_3_1_48_2","first-page":"4","article-title":"The RISC-V instruction set manual, volume I: User-level ISA, version 2.0","author":"Waterman Andrew","year":"2014","unstructured":"Andrew Waterman, Yunsup Lee, David A Patterson, and Krste Asanovic. 2014. The RISC-V instruction set manual, volume I: User-level ISA, version 2.0. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2014-54 1, 54 (2014), 4.","journal-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2014-54"},{"key":"e_1_3_1_49_2","volume-title":"Synthetic Minority Oversampling Technique","unstructured":"Imbalanced learn. Synthetic Minority Oversampling Technique. Imbalanced learn. Retrieved March 1st 2025 from https:\/\/imbalanced-learn.org\/stable\/references\/generated\/imblearn.over_sampling.SMOTE.html"},{"key":"e_1_3_1_50_2","volume-title":"Parquet","unstructured":"Apache. Parquet. Apache."},{"key":"e_1_3_1_51_2","unstructured":"INRIA. GridsearchCV. Retrieved March 1st 2025 from https:\/\/scikit-learn.org\/stable\/modules\/grid_search.html"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","unstructured":"Tuan Minh La Kaspar Matas Nikola Grunchevski Khoa Dang Pham and Dirk Koch. 2020. FPGADefender: Malicious self-oscillator scanning for xilinx UltraScale + FPGAs. ACM Trans. Reconfigurable Technol. Syst. 13 3 (September 2020). DOI:10.1145\/3402937","DOI":"10.1145\/3402937"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3761809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T14:29:12Z","timestamp":1759933752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3761809"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,26]]},"references-count":51,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2025,9,30]]}},"alternative-id":["10.1145\/3761809"],"URL":"https:\/\/doi.org\/10.1145\/3761809","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9,26]]},"assertion":[{"value":"2025-08-07","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-11","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}