{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:58:16Z","timestamp":1759334296434,"version":"build-2065373602"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","funder":[{"name":"The Research Grants Council of Hong Kong SAR","award":["CUHK14210323"],"award-info":[{"award-number":["CUHK14210323"]}]},{"name":"National Science and Technology Council, Taiwan","award":["Nos. 111-2628-E-008-002-MY3 and 114-2628-E-008-007-MY3"],"award-info":[{"award-number":["Nos. 111-2628-E-008-002-MY3 and 114-2628-E-008-007-MY3"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2025,11,30]]},"abstract":"<jats:p>High-density NAND flash has revolutionized the storage ecosystem because of its rapidly decreasing per-bit costs and unprecedented capacities. However, the inherent large block size of modern high-density NAND flash inevitably aggravates the reclamation latency (i.e., the time required to reclaim the storage space occupied by the obsolete data), which subsequently prolongs the tail latency of flash-based storage devices. Inspired by the \u201cerase duality\u201d from the emerging bit-alterable NAND flash, this article proposes a reclamation latency suppressed (RLS) space management design to synergize the strengths of both block-level erase and page-level erase. Taking into account the data update frequency during runtime, RLS enables proactive adjustment of the dual-granularity erase. Moreover, RLS tightly couples the data cluster allocation strategy with a novel dual-granularity space reclamation design, thereby alleviating the reclamation latency. We extensively examine the benefits of RLS with real-world workloads. Our evaluation results reveal that, with the suppressed space reclamation latency, RLS achieves up to 37.51% improvement for both write and read tail latency (latency at the 99.9th percentile) compared with the state-of-the-art approaches.<\/jats:p>","DOI":"10.1145\/3762154","type":"journal-article","created":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T11:24:33Z","timestamp":1756725873000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Large or Small: Harnessing the Erase Duality of Emerging Bit-Alterable NAND Flash to Suppress Tail Latency"],"prefix":"10.1145","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8065-1844","authenticated-orcid":false,"given":"Guangliang","family":"Yao","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8992-480X","authenticated-orcid":false,"given":"Tsun-Yu","family":"Yang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2890-7984","authenticated-orcid":false,"given":"Yingjia","family":"Wang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2939-2821","authenticated-orcid":false,"given":"Tseng-Yi","family":"Chen","sequence":"additional","affiliation":[{"name":"Computer Science and Information Engineering, National Central University","place":["Chung-Li, Taiwan"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-757X","authenticated-orcid":false,"given":"Ming-Chang","family":"Yang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong","place":["Hong Kong, Hong Kong"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,9,26]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"2014. M74a nand datasheet. (2014). Retrieved from https:\/\/www.micron.com\/products\/nand-flash\/slc-nand\/part-catalog"},{"key":"e_1_3_1_3_2","unstructured":"2015. L74a nand datasheet. (2015). Retrieved from https:\/\/www.micron.com\/products\/nand-flash\/mlc-nand\/part-catalog\/mt29f64g08cbaaawp-z"},{"key":"e_1_3_1_4_2","first-page":"689","volume-title":"2021 USENIX Annual Technical Conference (USENIX ATC 21)","author":"Bj\u00f8rling Matias","year":"2021","unstructured":"Matias Bj\u00f8rling, Abutalib Aghayev, Hans Holmberg, Aravind Ramesh, Damien Le Moal, Gregory R. Ganger, and George Amvrosiadis. 2021. \\(\\lbrace\\) ZNS \\(\\rbrace\\) : Avoiding the block interface tax for flash-based \\(\\lbrace\\) SSDs \\(\\rbrace\\) . In 2021 USENIX Annual Technical Conference (USENIX ATC 21). 689\u2013703."},{"key":"e_1_3_1_5_2","first-page":"1","volume-title":"2017 IEEE International Memory Workshop (IMW)","author":"Caillat Christian","year":"2017","unstructured":"Christian Caillat, Kevin Beaman, Andrew Bicksler, Elisa Camozzi, Tecla Ghilardi, Guangyu Huang, Haitao Liu, Yifen Liu, Duo Mao, Salil Mujumdar, et\u00a0al. 2017. 3DNAND GIDL-assisted body biasing for erase enabling CMOS under array (CUA) architecture. In 2017 IEEE International Memory Workshop (IMW). IEEE, 1\u20134."},{"key":"e_1_3_1_6_2","first-page":"1","volume-title":"2018 IEEE International Memory Workshop (IMW)","author":"Chang Hung-Sheng","year":"2018","unstructured":"Hung-Sheng Chang, Hang-Ting Lue, Yuan-Hao Chang, Hsiang-Pang Li, Keh-Chung Wang, and Chih-Yuan Lu. 2018. System performance analysis of bit-alterable 3D NAND flash devices for high-performance solid-state drive (SSD) applications. In 2018 IEEE International Memory Workshop (IMW). IEEE, 1\u20134."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998781"},{"key":"e_1_3_1_8_2","first-page":"1","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Chen Shuo-Han","year":"2019","unstructured":"Shuo-Han Chen, Ming-Chang Yang, and Yuan-Hao Chang. 2019. The best of bothworlds: On exploiting bit-alterable NAND flash for lifetime and read performance optimization. In 2019 56th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898018"},{"key":"e_1_3_1_10_2","unstructured":"Tseng-Yi Chen Shao-Hung Chi Ming-Chang Yang and Ting-Ying Chien. 2021. Enabling the duo-phase data management to realize longevity bitalterable flash memory. IEEE Transactions on Computers 71 8 (2021) 1982\u20131997."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450141"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.3390\/mi12070846"},{"key":"e_1_3_1_15_2","first-page":"263","volume-title":"14th  \\(\\lbrace\\) USENIX \\(\\rbrace\\)  Conference on File and Storage Technologies ( \\(\\lbrace\\) FAST \\(\\rbrace\\)  16)","author":"Hao Mingzhe","year":"2016","unstructured":"Mingzhe Hao, Gokul Soundararajan, Deepak Kenchammana-Hosekote, Andrew A. Chien, and Haryadi S. Gunawi. 2016. The tail at store: A revelation from millions of hours of disk and \\(\\lbrace\\) SSD \\(\\rbrace\\) deployments. In 14th \\(\\lbrace\\) USENIX \\(\\rbrace\\) Conference on File and Storage Technologies ( \\(\\lbrace\\) FAST \\(\\rbrace\\) 16). 263\u2013276."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"issue":"1","key":"e_1_3_1_17_2","first-page":"204","article-title":"A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","volume":"51","author":"Jeong Woopyo","year":"2015","unstructured":"Woopyo Jeong, Jae-woo Im, Doo-Hyun Kim, Sang-Wan Nam, Dong-Kyo Shim, Myung-Hoon Choi, Hyun-Jun Yoon, Dae-Han Kim, You-Se Kim, Hyun-Wook Park, et\u00a0al. 2015. A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate. IEEE Journal of Solid-State Circuits 51, 1 (2015), 204\u2013212.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"e_1_3_1_18_2","first-page":"204","article-title":"A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","volume":"51","author":"Jeong Woopyo","year":"2015","unstructured":"Woopyo Jeong, Jae-woo Im, Doo-Hyun Kim, Sang-Wan Nam, Dong-Kyo Shim, Myung-Hoon Choi, Hyun-Jun Yoon, Dae-Han Kim, You-Se Kim, Hyun-Wook Park, et\u00a0al. 2015. A 128 Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate. IEEE Journal of Solid-State Circuits 51, 1 (2015), 204\u2013212.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.5555\/2442626.2442638"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126537"},{"key":"e_1_3_1_21_2","first-page":"218","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Kim Doo-Hyun","year":"2020","unstructured":"Doo-Hyun Kim, Hyunggon Kim, Sungwon Yun, Youngsun Song, Jisu Kim, Sung-Min Joe, Kyung-Hwa Kang, Joonsuc Jang, Hyun-Jun Yoon, Kanabin Lee, et\u00a0al. 2020. 13.1 A 1Tb 4b\/cell NAND flash memory with t PROG= 2ms, t R= 110 \\(\\mu\\) s and 1.2 Gb\/s high-speed IO rate. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 218\u2013220."},{"key":"e_1_3_1_22_2","first-page":"799","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Kim Jaeho","year":"2019","unstructured":"Jaeho Kim, Kwanghyun Lim, Youngdon Jung, Sungjin Lee, Changwoo Min, and Sam H. Noh. 2019. Alleviating garbage collection interference through spatial separation in all flash arrays. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). 799\u2013812."},{"key":"e_1_3_1_23_2","first-page":"813","volume-title":"2019  \\(\\lbrace\\) USENIX \\(\\rbrace\\)  Annual Technical Conference ( \\(\\lbrace\\) USENIX \\(\\rbrace\\)  \\(\\lbrace\\) ATC \\(\\rbrace\\)  19)","author":"Kim Shine","year":"2019","unstructured":"Shine Kim, Jonghyun Bae, Hakbeom Jang, Wenjing Jin, Jeonghun Gong, Seungyeon Lee, Tae Jun Ham, and Jae W. Lee. 2019. Practical erase suspension for modern low-latency ssds. In 2019 \\(\\lbrace\\) USENIX \\(\\rbrace\\) Annual Technical Conference ( \\(\\lbrace\\) USENIX \\(\\rbrace\\) \\(\\lbrace\\) ATC \\(\\rbrace\\) 19). 813\u2013820."},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2485732.2485745"},{"key":"e_1_3_1_25_2","first-page":"340","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Lee Seungjae","year":"2018","unstructured":"Seungjae Lee, Chulbum Kim, Minsu Kim, Sung-min Joe, Joonsuc Jang, Seungbum Kim, Kangbin Lee, Jisu Kim, Jiyoon Park, Han-Jun Lee, et\u00a0al. 2018. A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 340\u2013342."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/1453775.1453783"},{"key":"e_1_3_1_27_2","first-page":"879","volume-title":"International Conference on Embedded and Ubiquitous Computing","author":"Lee Sang-Won","year":"2006","unstructured":"Sang-Won Lee, Won-Kyoung Choi, and Dong-Joo Park. 2006. FAST: An efficient flash translation layer for flash memory. In International Conference on Embedded and Ubiquitous Computing. Springer, 879\u2013887."},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376723"},{"key":"e_1_3_1_29_2","unstructured":"Yung-Chun Li Yu-Ming Chang Ping-Hsien Lin and Hsiang-Pang Li. 2017. Reprogramming single bit memory cells without intervening erasure. (Aug. 152017). US Patent 9 734 912."},{"key":"e_1_3_1_30_2","first-page":"67","volume-title":"16th  \\(\\lbrace\\) USENIX \\(\\rbrace\\)  Conference on File and Storage Technologies ( \\(\\lbrace\\) FAST \\(\\rbrace\\)  18)","author":"Liu Chun-yi","year":"2018","unstructured":"Chun-yi Liu, Jagadish Kotra, Myoungsoo Jung, and Mahmut Kandemir. 2018. \\(\\lbrace\\) PEN \\(\\rbrace\\) : Design and evaluation of partial-erase for 3D nand-based high density ssds. In 16th \\(\\lbrace\\) USENIX \\(\\rbrace\\) Conference on File and Storage Technologies ( \\(\\lbrace\\) FAST \\(\\rbrace\\) 18). 67\u201382."},{"key":"e_1_3_1_31_2","first-page":"T152\u2013T153","volume-title":"2013 Symposium on VLSI Technology","author":"Lue Hang-Ting","year":"2013","unstructured":"Hang-Ting Lue, Kuo-Ping Chang, Chih-Ping Chen, Ten-Hao Yeh, Tzu-Hsuan Hsu, Pei-Ying Du, Yen-Hao Shih, and Chih-Yuan Lu. 2013. A novel bit alterable 3D NAND flash using junction-free p-channel device with band-to-band tunneling induced hot-electron programming. In 2013 Symposium on VLSI Technology. IEEE, T152\u2013T153."},{"key":"e_1_3_1_32_2","first-page":"3","volume-title":"2013 IEEE International Electron Devices Meeting","author":"Lue Hang-Ting","year":"2013","unstructured":"Hang-Ting Lue, Pei-Ying Du, Wei-Chen Chen, Ten-Hao Yeh, Kuo-Ping Chang, Yi-Hsuan Hsiao, Yen-Hao Shih, Chun-Hsiung Hung, and Chih-Yuan Lu. 2013. A novel dual-channel 3D NAND flash featuring both N-channel and P-channel NAND characteristics for bit-alterable Flash memory and a new opportunity in sensing the stored charge in the WL space. In 2013 IEEE International Electron Devices Meeting. IEEE, 3\u20137."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2716958"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPS.2013.6581480"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"issue":"5","key":"e_1_3_1_37_2","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/TC.2012.281","article-title":"An adaptive idle-time exploiting method for low latency NAND flash-based storage devices","volume":"63","author":"Park Sang-Hoon","year":"2012","unstructured":"Sang-Hoon Park, Dong-gun Kim, Kwanhu Bang, Hyuk-Jun Lee, Sungjoo Yoo, and Eui-Young Chung. 2012. An adaptive idle-time exploiting method for low latency NAND flash-based storage devices. IEEE Trans. Comput. 63, 5 (2012), 1085\u20131096.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/SMARTCOMP.2014.7043841","volume-title":"2014 International Conference on Smart Computing","author":"Yang Ming-Chang","year":"2014","unstructured":"Ming-Chang Yang, Yu-Ming Chang, Che-Wei Tsao, Po-Chun Huang, Yuan-Hao Chang, and Tei-Wei Kuo. 2014. Garbage collection and wear leveling for flash memory: Past and future. In 2014 International Conference on Smart Computing. IEEE, 66\u201373."},{"key":"e_1_3_1_40_2","first-page":"67","volume-title":"16th USENIX Conference on File and Storage Technologies (FAST 18)","author":"Liu Chun yi","year":"2018","unstructured":"Chun yi Liu, Jagadish Kotra, Myoungsoo Jung, and Mahmut Kandemir. 2018. PEN: Design and evaluation of partial-erase for 3D NAND-based high density SSDs. In 16th USENIX Conference on File and Storage Technologies (FAST 18). USENIX Association, Oakland, CA, 67\u201382. Retrieved from https:\/\/www.usenix.org\/conference\/fast18\/presentation\/liu"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3762154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T13:44:53Z","timestamp":1759239893000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3762154"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,26]]},"references-count":39,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2025,11,30]]}},"alternative-id":["10.1145\/3762154"],"URL":"https:\/\/doi.org\/10.1145\/3762154","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2025,9,26]]},"assertion":[{"value":"2025-08-12","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-13","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}