{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:50:09Z","timestamp":1774641009246,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,15]]},"DOI":"10.1145\/3764386.3779583","type":"proceedings-article","created":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T18:57:27Z","timestamp":1774637847000},"page":"20-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Level Interconnect Planning for Signal-Power-Thermal Integrity in 2.5D\/3D Integration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-3813-141X","authenticated-orcid":false,"given":"Siyuan","family":"Miao","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7919-1103","authenticated-orcid":false,"given":"Lingkang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Eastern Institute of Technology, Ningbo, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3156-5747","authenticated-orcid":false,"given":"Xiangqiao","family":"Meng","sequence":"additional","affiliation":[{"name":"Eastern Institute of Technology, Ningbo, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0862-4936","authenticated-orcid":false,"given":"Wenkai","family":"Yang","sequence":"additional","affiliation":[{"name":"Shanghaitech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2885-7394","authenticated-orcid":false,"given":"Chengyu","family":"Zhu","sequence":"additional","affiliation":[{"name":"BTD Technology Inc., Ningbo, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9939-8922","authenticated-orcid":false,"given":"Chen","family":"Wu","sequence":"additional","affiliation":[{"name":"Ningbo Institute of Digital Twin, Eastern Institute of Technology, Ningbo, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5266-3805","authenticated-orcid":false,"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.fmre.2023.04.014"},{"issue":"2","key":"e_1_3_2_1_3_1","first-page":"48","volume":"62","author":"Hennessy John L.","year":"2019","unstructured":"John L. Hennessy and David A. Patterson. A New Golden Age for Computer Architecture. Communications of the ACM, 62(2):48\u201360, January 2019.","journal-title":"Patterson. A New Golden Age for Computer Architecture. Communications of the ACM"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974217"},{"key":"e_1_3_2_1_6_1","first-page":"351","article-title":"High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies","volume":"4","author":"Li Shenggao","year":"2024","unstructured":"Shenggao Li, Mu-Shan Lin, Wei-Chih Chen, and Chien-Chun Tsai. High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI\/ML Applications: Challenges and Solutions. IEEE Open Journal of the Solid-State Circuits Society, 4:351-364, 2024.","journal-title":"AI\/ML Applications: Challenges and Solutions. IEEE Open Journal of the Solid-State Circuits Society"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676817"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3041665"},{"key":"e_1_3_2_1_9_1","first-page":"705","volume-title":"Lei He. Electrothermal Simulation and Vertical Interconnect Planning for Integrated Chiplets. In 2025 International Symposium of Electronics Design Automation (ISEDA)","author":"Miao Siyuan","year":"2025","unstructured":"Siyuan Miao, Lingkang Zhu, Wenkai Yang, Teng Lu, Yanze Zhou, Chen Wu, Zhiping Yu, Ting-Jung Lin, and Lei He. Electrothermal Simulation and Vertical Interconnect Planning for Integrated Chiplets. In 2025 International Symposium of Electronics Design Automation (ISEDA), pages 705-711, 2025."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233666"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"IC Design Enabling Heterogeneous IP Reuse. In 2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Kim Jinwoo","year":"2019","unstructured":"Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Madhavan Swaminathan, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, and Sung Kyu Lim. Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse. In 2019 56th ACM\/IEEE Design Automation Conference (DAC), pages 1-6, 2019."},{"key":"e_1_3_2_1_12_1","article-title":"Adaptive Redistribution Layer Routing for Chiplet-Package Co-Design in 2.5D System","author":"Zhuang Zhen","year":"2025","unstructured":"Zhen Zhuang, Weishiun Hung, MD Arafat Kabir, Yarui Peng, and Tsung-Yi Ho. Adaptive Redistribution Layer Routing for Chiplet-Package Co-Design in 2.5D System. ACM Transactions on Design Automation of Electronic Systems, March 2025.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165611"},{"issue":"6","key":"e_1_3_2_1_16_1","first-page":"1638","volume":"43","author":"Chen Shixin","year":"2024","unstructured":"Shixin Chen, Shanyi Li, Zhen Zhuang, Su Zheng, Zheng Liang, Tsung-Yi Ho, Bei Yu, and Alberto L. Sangiovanni-Vincentelli. Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration. Transactions on Computer-Aided Design of Integrated Circuits and Systems, 43(6):1638\u20131649, June 2024.","journal-title":"Sangiovanni-Vincentelli. Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration. Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00306"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.4071\/isom-2015-THA62"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/42288.214372"},{"key":"e_1_3_2_1_20_1","first-page":"20577","volume-title":"Advances in Neural Information Processing Systems","volume":"36","author":"Ament Sebastian","year":"2023","unstructured":"Sebastian Ament, Samuel Daulton, David Eriksson, Maximilian Balandat, and Eytan Bakshy. Unexpected improvements to expected improvement for bayesian optimization. In A. Oh, T. Naumann, A. Globerson, K. Saenko, M. Hardt, and S. Levine, editors, Advances in Neural Information Processing Systems, volume 36, pages 20577-20612. Curran Associates, Inc., 2023."},{"key":"e_1_3_2_1_21_1","volume-title":"Mike Pierce. PoP Technology for the Automotive Industry. International Symposium on Microelectronics","author":"Williamson Jaimal","year":"2014","unstructured":"Jaimal Williamson, Kurt Wachtler, David Chin, and Mike Pierce. PoP Technology for the Automotive Industry. International Symposium on Microelectronics, 2014:000081-000085, 10 2014."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712482"},{"key":"e_1_3_2_1_23_1","volume-title":"Pearson Education India","author":"Johnson Howard","year":"1993","unstructured":"Howard Johnson. High Speed Digital Design: A Handbook of Black Magic. Pearson Education India, 1993."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942074"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"e_1_3_2_1_26_1","first-page":"1255","volume-title":"Aleena Swetapadma. A Brief Review of Nearest Neighbor Algorithm for Learning and Classification. In 2019 International Conference on Intelligent Computing and Control Systems (ICCS)","author":"Taunk Kashvi","year":"2019","unstructured":"Kashvi Taunk, Sanjukta De, Srishti Verma, and Aleena Swetapadma. A Brief Review of Nearest Neighbor Algorithm for Learning and Classification. In 2019 International Conference on Intelligent Computing and Control Systems (ICCS), pages 1255-1260, 2019."},{"key":"e_1_3_2_1_27_1","first-page":"529","volume-title":"Clayton Paul. Accuracy and Stability Advancements of the Partial Element Equivalent Circuit Model. In 12th International Zurich Symposium and Technical Exhibition on Electromagnetic Compatibility","author":"Garrett Jan","year":"1997","unstructured":"Jan Garrett, Albert Ruehli, and Clayton Paul. Accuracy and Stability Advancements of the Partial Element Equivalent Circuit Model. In 12th International Zurich Symposium and Technical Exhibition on Electromagnetic Compatibility, pages 529-534, 1997."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA65950.2025.11100441"},{"key":"e_1_3_2_1_29_1","first-page":"697","volume-title":"Lei He. An FPGA-based Multi-Core Overlay Processor for Transformer-based Models. In 2024 2nd International Symposium of Electronics Design Automation (ISEDA)","author":"Lu Shaoqiang","year":"2024","unstructured":"Shaoqiang Lu, Tiandong Zhao, Rumin Zhang, Ting-Jung Lin, Chen Wu, and Lei He. An FPGA-based Multi-Core Overlay Processor for Transformer-based Models. In 2024 2nd International Symposium of Electronics Design Automation (ISEDA), pages 697-702, 2024."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3742437"},{"key":"e_1_3_2_1_31_1","first-page":"27.1.1","volume-title":"Yu. Wafer Level System Integration for SiP. In 2014 IEEE International Electron Devices Meeting","author":"Douglas","year":"2014","unstructured":"Douglas C.H. Yu. Wafer Level System Integration for SiP. In 2014 IEEE International Electron Devices Meeting, pages 27.1.1-27.1.4, 2014."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.130"},{"key":"e_1_3_2_1_33_1","first-page":"978","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Wang Ran","year":"2016","unstructured":"Ran Wang, Zipeng Li, Sukeshwar Kannan, and Krishnendu Chakrabarty. Pre-Bond Testing of the Silicon Interposer in 2.5D ICs. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 978-983, 2016."},{"key":"e_1_3_2_1_34_1","first-page":"317","volume-title":"ICs. In Design Automation Conference 2012 (DAC)","author":"Jung Moongon","year":"2012","unstructured":"Moongon Jung, David Z. Pan, and Sung Kyu Lim. Chip\/Package Co-Analysis of Thermo-Mechanical Stress and Reliability in TSV-based 3D ICs. In Design Automation Conference 2012 (DAC), pages 317-326, 2012."}],"event":{"name":"ISPD '26: International Symposium on Physical Design","location":"Bonn Germany","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3764386.3779583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T18:59:02Z","timestamp":1774637942000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3764386.3779583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,15]]},"references-count":34,"alternative-id":["10.1145\/3764386.3779583","10.1145\/3764386"],"URL":"https:\/\/doi.org\/10.1145\/3764386.3779583","relation":{},"subject":[],"published":{"date-parts":[[2026,3,15]]},"assertion":[{"value":"2026-03-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}