{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:50:02Z","timestamp":1774641002172,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,15]]},"DOI":"10.1145\/3764386.3779640","type":"proceedings-article","created":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T18:57:27Z","timestamp":1774637847000},"page":"112-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Invited: Infusing EDA Knowledge into LLM Systems: An Information-Source Perspective"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9179-938X","authenticated-orcid":false,"given":"Yuhan","family":"Qin","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1322-5642","authenticated-orcid":false,"given":"Yuan","family":"Pu","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9272-2972","authenticated-orcid":false,"given":"Tairu","family":"Qiu","sequence":"additional","affiliation":[{"name":"ChatEDA Tech, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4909-6588","authenticated-orcid":false,"given":"Zhuolun","family":"He","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,27]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation,'' arXiv preprint","author":"C. Zhong","year":"2024","unstructured":"C. Zhong et al., ''LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_2_1","volume-title":"LLM4Logic: Large Language Models for Logic Synthesis,'' arXiv preprint","author":"F. Liu","year":"2024","unstructured":"F. Liu et al., ''LLM4Logic: Large Language Models for Logic Synthesis,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_3_1","volume-title":"Large Language Models for EDA: From Assistants to Agents,'' Foundations and Trends in Electronic Design Automation","author":"He Z.","year":"2025","unstructured":"Z. He, Y. Pu, H. Wu, Y. Qiu, T. Qiu, and B. Yu, ''Large Language Models for EDA: From Assistants to Agents,'' Foundations and Trends in Electronic Design Automation, 2025."},{"key":"e_1_3_2_1_4_1","volume-title":"VeriGen: A Large Language Model for Verilog Code Generation,'' ACM TODAES","author":"Thakur S.","year":"2023","unstructured":"S. Thakur, B. Ahmad, H. Pearce, B. Tan, B. Dolan-Gavitt, R. Karri, and S. Garg, ''VeriGen: A Large Language Model for Verilog Code Generation,'' ACM TODAES, 2023."},{"key":"e_1_3_2_1_5_1","volume-title":"ICML","author":"Pei Z.","year":"2024","unstructured":"Z. Pei, H.-L. Zhen, M. Yuan, Y. Huang, and B. Yu, ''BetterV: Controlled Verilog Generation with Discriminative Guidance,'' in Proc. ICML, 2024."},{"key":"e_1_3_2_1_6_1","volume-title":"ICCAD","author":"Liu M.","year":"2023","unstructured":"M. Liu, N. Pinckney, B. Khailany, and H. Ren, ''VerilogEval: Evaluating Large Language Models for Verilog Code Generation,'' in Proc. ICCAD, 2023."},{"key":"e_1_3_2_1_7_1","volume-title":"DATE","author":"Thakur S.","year":"2023","unstructured":"S. Thakur, B. Ahmad, Z. Fan, H. Pearce, B. Tan, R. Karri, B. Dolan-Gavitt, and S. Garg, ''Benchmarking Large Language Models for Automated Verilog RTL Code Generation,'' in Proc. DATE, 2023."},{"key":"e_1_3_2_1_8_1","volume-title":"ASPDAC","author":"Lu Y.","year":"2024","unstructured":"Y. Lu, S. Liu, Q. Zhang, and Z. Xie, ''RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Models,'' in Proc. ASPDAC, 2024."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_2_1_10_1","volume-title":"ChipGPT: How Far Are We from Natural Language Hardware Design,'' arXiv preprint","author":"Chang K.","year":"2023","unstructured":"K. Chang, Y. Wang, H. Ren, M. Wang, S. Liang, Y. Han, H. Li, and X. Li, ''ChipGPT: How Far Are We from Natural Language Hardware Design,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_11_1","volume-title":"High-Level Synthesis Directives Design Optimization via Large Language Model,'' arXiv preprint","author":"Yao X.","year":"2024","unstructured":"X. Yao, W. Zhao, Q. Sun, C. Zhuo, and B. Yu, ''High-Level Synthesis Directives Design Optimization via Large Language Model,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676775"},{"key":"e_1_3_2_1_14_1","volume-title":"HDLDebugger: Streamlining HDL Debugging with Large Language Models,'' ACM TODAES","author":"Yao X.","year":"2024","unstructured":"X. Yao, H. Li, T. H. Chan, W. Xiao, M. Yuan, Y. Huang, L. Chen, and B. Yu, ''HDLDebugger: Streamlining HDL Debugging with Large Language Models,'' ACM TODAES, 2024."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"e_1_3_2_1_16_1","volume-title":"AutoChip: Automating HDL Generation using LLM Feedback,'' arXiv preprint","author":"Thakur S.","year":"2023","unstructured":"S. Thakur, J. Blocklove, H. Pearce, B. Tan, S. Garg, and R. Karri, ''AutoChip: Automating HDL Generation using LLM Feedback,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697756"},{"key":"e_1_3_2_1_18_1","volume-title":"LLM-Assisted Generation of Hardware Assertions,'' arXiv preprint","author":"Kande R.","year":"2023","unstructured":"R. Kande, H. Pearce, B. Tan, B. Dolan-Gavitt, S. Thakur, R. Karri, and J. Rajendran, ''LLM-Assisted Generation of Hardware Assertions,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_19_1","volume-title":"DIVAS: An LLM-Based End-to-End Framework for SoC Security Analysis and Policy-Based Protection,'' arXiv preprint","author":"Paria S.","year":"2023","unstructured":"S. Paria, A. Dasgupta, and S. Bhunia, ''DIVAS: An LLM-Based End-to-End Framework for SoC Security Analysis and Policy-Based Protection,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_20_1","volume-title":"SPICED: Syntactical Bug and Trojan Pattern Identification in A\/MS Circuits using LLMEnhanced Detection,'' arXiv preprint","author":"Chaudhuri J.","year":"2024","unstructured":"J. Chaudhuri, D. Thapar, A. Chaudhuri, F. Firouzi, and K. Chakrabarty, ''SPICED: Syntactical Bug and Trojan Pattern Identification in A\/MS Circuits using LLMEnhanced Detection,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_21_1","volume-title":"Fixing Hardware Security Bugs with Large Language Models,'' arXiv preprint","author":"Ahmad B.","year":"2023","unstructured":"B. Ahmad, S. Thakur, B. Tan, R. Karri, and H. Pearce, ''Fixing Hardware Security Bugs with Large Language Models,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_22_1","volume-title":"ICCAD","author":"Pu Y.","year":"2024","unstructured":"Y. Pu, Z. He, T. Qiu, H.Wu, and B. Yu, ''Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA,'' in Proc. ICCAD, 2024."},{"key":"e_1_3_2_1_23_1","volume-title":"MLCAD","author":"Pu Y.","year":"2024","unstructured":"Y. Pu, Z. He, S. Lin, J. Qin, X. Zhang, H. Han, H. Zheng, Y. Jiang, C. Zhuo, Q. Sun, D. Pan, and B. Yu, ''MM-GRADE: A Multi-Modal EDA Tool Documentation QA Framework Leveraging Retrieval Augmented Generation,'' in Proc. MLCAD, 2024."},{"key":"e_1_3_2_1_24_1","volume-title":"Hybrid RAG and Abbreviation De-hallucination,'' in IEEE International Workshop on LLM-Aided Design","author":"Shi L.","year":"2024","unstructured":"L. Shi, M. Kazda, B. Sears, N. Shropshire, and R. Puri, ''Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De-hallucination,'' in IEEE International Workshop on LLM-Aided Design, 2024."},{"key":"e_1_3_2_1_25_1","volume-title":"Almeida et al., ''ORAssistant: A Custom RAG-Based Conversational Assistant for OpenROAD,'' arXiv preprint","author":"Kaintura A.","year":"2024","unstructured":"A. Kaintura, S. S. Luar, I. I. Almeida et al., ''ORAssistant: A Custom RAG-Based Conversational Assistant for OpenROAD,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_26_1","volume-title":"ChatEDA: A Large Language Model Powered Autonomous Agent for EDA,'' IEEE TCAD","author":"Wu H.","year":"2024","unstructured":"H.Wu, Z. He, X. Zhang, X. Yao, S. Zheng, H. Zheng, and B. Yu, ''ChatEDA: A Large Language Model Powered Autonomous Agent for EDA,'' IEEE TCAD, 2024."},{"key":"e_1_3_2_1_27_1","volume-title":"Bayraktaroglu et al., ''ChipNeMo: Domain-Adapted LLMs for Chip Design,'' arXiv preprint","author":"Liu M.","year":"2023","unstructured":"M. Liu, T.-D. Ene, R. Kirby, C. Cheng, N. Pinckney, R. Liang, J. Alben, H. Anand, S. Banerjee, I. Bayraktaroglu et al., ''ChipNeMo: Domain-Adapted LLMs for Chip Design,'' arXiv preprint, 2023."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685960"},{"key":"e_1_3_2_1_29_1","volume-title":"EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD,'' in IEEE International Workshop on LLM-Aided Design","author":"Wu B.-Y.","year":"2024","unstructured":"B.-Y. Wu, U. Sharma, S. R. D. Kankipati, A. Yadav, B. K. George, S. R. Guntupalli, A. Rovinski, and V. A. Chhabria, ''EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD,'' in IEEE International Workshop on LLM-Aided Design, 2024."},{"key":"e_1_3_2_1_30_1","volume-title":"HDLCopilot: Hardware Design Library Querying with Natural Language,'' arXiv preprint","author":"Abdelatty M.","year":"2024","unstructured":"M. Abdelatty and S. Reda, ''HDLCopilot: Hardware Design Library Querying with Natural Language,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_31_1","volume-title":"ICML","author":"Wang X.","year":"2025","unstructured":"X. Wang, B. Han, Z. Tai, J. Tian, Y. Wang, J. Yan, and Y. Tian, ''New Interaction Paradigm for Complex EDA Software Leveraging GPT,'' in Proc. ICML, 2025."},{"key":"e_1_3_2_1_32_1","volume-title":"AAAI","author":"Lai Y.","year":"2024","unstructured":"Y. Lai, S. Lee, G. Chen, S. Poddar, M. Hu, D. Z. Pan, and P. Luo, ''AnalogCoder: Analog Circuit Design via Training-Free Code Generation,'' in Proc. AAAI, 2024."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676816"},{"key":"e_1_3_2_1_34_1","volume-title":"AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting,'' arXiv preprint","author":"Liu C.","year":"2024","unstructured":"C. Liu, W. Chen, A. Peng, Y. Du, L. Du, and J. Yang, ''AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685971"},{"key":"e_1_3_2_1_36_1","volume-title":"LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design,'' IEEE TCAD","author":"B. Wu","year":"2024","unstructured":"B. Wu et al., ''LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design,'' IEEE TCAD, 2024."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676750"},{"key":"e_1_3_2_1_38_1","volume-title":"ITC","author":"Dupree M.","year":"2024","unstructured":"M. Dupree, M. J. Yang, Y. Zeng, and L.-C.Wang, ''IEA-Plot: ConductingWafer-Based Data Analytics Through Chat,'' in Proc. ITC, 2024."},{"key":"e_1_3_2_1_39_1","volume-title":"DATE","author":"Li T.","year":"2025","unstructured":"T. Li, Z. Tang, T. Wu, B. Yu, J. Yu, and H. Geng, ''LLM-SRAF: Sub-Resolution Assist Feature Generation Using Large Language Model,'' in Proc. DATE, 2025."},{"key":"e_1_3_2_1_40_1","volume-title":"Intelligent OPC Engineer Assistant for Semiconductor Manufacturing,'' arXiv preprint","author":"Chen G.","year":"2024","unstructured":"G. Chen, H. Yang, B. Yu, and H. Ren, ''Intelligent OPC Engineer Assistant for Semiconductor Manufacturing,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657361"},{"key":"e_1_3_2_1_42_1","volume-title":"ISEDA","author":"Li M.","year":"2024","unstructured":"M. Li, W. Fang, Q. Zhang, and Z. Xie, ''SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model,'' in Proc. ISEDA, 2024."},{"key":"e_1_3_2_1_43_1","volume-title":"LLM-aided Explanations of EDA Synthesis Errors,'' in IEEE International Workshop on LLM-Aided Design","author":"Qiu S.","year":"2024","unstructured":"S. Qiu, B. Tan, and H. Pearce, ''LLM-aided Explanations of EDA Synthesis Errors,'' in IEEE International Workshop on LLM-Aided Design, 2024."},{"key":"e_1_3_2_1_44_1","volume-title":"Liu et al., ''ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model,'' arXiv preprint","author":"Xu N.","year":"2024","unstructured":"N. Xu, Z. Zhang, L. Qi, W. Wang, C. Zhang, Z. Ren, H. Zhang, X. Cheng, Y. Zhang, Z. Liu et al., ''ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_45_1","volume-title":"ICCAD","author":"Luo D.","year":"2025","unstructured":"D. Luo, T. Li, X. Li, Q. Sun, C. Zhuo, B. Yu, J. Yu, and H. Geng, ''LLM-Augmented Multi-Modal Fusion for SoC Design Space Exploration,'' in Proc. ICCAD, 2025."},{"key":"e_1_3_2_1_46_1","volume-title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA,'' arXiv preprint","author":"Jiang Z.","year":"2024","unstructured":"Z. Jiang, Q. Zhang, C. Liu, L. Cheng, H. Li, and X. Li, ''IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_47_1","volume-title":"ICLR","author":"Hu E. J.","year":"2022","unstructured":"E. J. Hu, Y. Shen, P. Wallis, Z. Allen-Zhu, Y. Li, S. Wang, L. Wang, and W. Chen, ''LoRA: Low-Rank Adaptation of Large Language Models,'' in Proc. ICLR, 2022."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.52202\/075280-0441"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"e_1_3_2_1_50_1","volume-title":"v2c - A Verilog to C Translator,'' in International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"Mukherjee R.","year":"2016","unstructured":"R. Mukherjee, M. Tautschnig, and D. Kroening, ''v2c - A Verilog to C Translator,'' in International Conference on Tools and Algorithms for the Construction and Analysis of Systems, 2016."},{"key":"e_1_3_2_1_51_1","volume-title":"Retrieval-Augmented Generation for Large Language Models: A Survey,'' arXiv preprint","author":"Gao Y.","year":"2024","unstructured":"Y. Gao, Y. Xiong, X. Gao, K. Jia, J. Pan, Y. Bi, Y. Dai, J. Sun, M. Wang, and H. Wang, ''Retrieval-Augmented Generation for Large Language Models: A Survey,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_52_1","volume-title":"Graph Retrieval-Augmented Generation: A Survey,'' Information Systems","author":"Peng B.","year":"2025","unstructured":"B. Peng, Y. Zhu, Y. Liu, X. Bo, H. Shi, C. Hong, Y. Zhang, and S. Tang, ''Graph Retrieval-Augmented Generation: A Survey,'' Information Systems, 2025."},{"key":"e_1_3_2_1_53_1","volume-title":"From Local to Global: A Graph RAG Approach to Query-Focused Summarization,'' arXiv preprint","author":"Edge D.","year":"2024","unstructured":"D. Edge, H. Trinh, N. Cheng, J. Bradley, A. Chao, A. Mody, S. Truitt, and J. Larson, ''From Local to Global: A Graph RAG Approach to Query-Focused Summarization,'' arXiv preprint, 2024."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2025.findings-emnlp.568"},{"key":"e_1_3_2_1_55_1","volume-title":"IEEE International Conference on Multisensor Fusion and Integration for Intelligent Systems","author":"Claudia Malzer M. B.","year":"2020","unstructured":"M. B. Claudia Malzer, ''A Hybrid Approach To Hierarchical Density-based Cluster Selection,'' IEEE International Conference on Multisensor Fusion and Integration for Intelligent Systems, 2020."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_2_1_57_1","volume-title":"ICLR","author":"Sun J.","year":"2024","unstructured":"J. Sun, C. Xu, L. Tang, S. Wang, C. Lin, Y. Gong, L. M. Ni, H.-Y. Shum, and J. Guo, ''Think-on-Graph: Deep and Responsible Reasoning of Large Language Model on Knowledge Graph,'' in Proc. ICLR, 2024."},{"key":"e_1_3_2_1_58_1","volume-title":"ACL","author":"Papineni K.","year":"2002","unstructured":"K. Papineni, S. Roukos, T. Ward, and W.-J. Zhu, ''BLEU: A Method for Automatic Evaluation of Machine Translation,'' in Proc. ACL, 2002."},{"key":"e_1_3_2_1_59_1","volume-title":"Proc. ACL","author":"Lin C.-Y.","year":"2004","unstructured":"C.-Y. Lin, ''ROUGE:APackage forAutomatic Evaluation of Summaries,'' in Proc. ACL, 2004."},{"key":"e_1_3_2_1_60_1","volume-title":"EMNLP","author":"Zhong M.","year":"2022","unstructured":"M. Zhong, Y. Liu, D. Yin, Y. Mao, Y. Jiao, P. Liu, C. Zhu, H. Ji, and J. Han, ''Towards a Unified Multi-Dimensional Evaluator for Text Generation,'' in Proc. EMNLP, 2022."}],"event":{"name":"ISPD '26: International Symposium on Physical Design","location":"Bonn Germany","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2026 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3764386.3779640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T18:58:55Z","timestamp":1774637935000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3764386.3779640"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,15]]},"references-count":60,"alternative-id":["10.1145\/3764386.3779640","10.1145\/3764386"],"URL":"https:\/\/doi.org\/10.1145\/3764386.3779640","relation":{},"subject":[],"published":{"date-parts":[[2026,3,15]]},"assertion":[{"value":"2026-03-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}