{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T14:32:54Z","timestamp":1763389974201,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2326576"],"award-info":[{"award-number":["2326576"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["JUMP2.0 PRISM"],"award-info":[{"award-number":["JUMP2.0 PRISM"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,13]]},"DOI":"10.1145\/3764862.3768172","type":"proceedings-article","created":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T13:54:03Z","timestamp":1759326843000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Striking the Right Chord: Parameter Tuning in Memory Tiering Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3776-3863","authenticated-orcid":false,"given":"Konstantinos","family":"Kanellis","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6850-5579","authenticated-orcid":false,"given":"Sujay","family":"Yadalam","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9575-7935","authenticated-orcid":false,"given":"Shivaram","family":"Venkataraman","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7926-648X","authenticated-orcid":false,"given":"Michael","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,10,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Reto Achermann and Ashish Panwar. 2020. Mitosis Workload Btree. https:\/\/github.com\/mitosis-project\/mitosis-workload-btree."},{"key":"e_1_3_2_1_2_1","volume-title":"Workshop on Heterogeneous Memory Systems (HMEM-2021)","author":"Adavally Shashank","year":"2021","unstructured":"Shashank Adavally and Krishna Kavi. 2021. Subpage migration in heterogeneous memory systems. In Workshop on Heterogeneous Memory Systems (HMEM-2021)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_4_1","volume-title":"The GAP benchmark suite. arXiv preprint arXiv:1508.03619","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:1508.03619 (2015)."},{"key":"e_1_3_2_1_5_1","volume-title":"Carver: Finding Important Parameters for Storage System Tuning. In 18th USENIX Conference on File and Storage Technologies.","author":"Cao Zhen","year":"2020","unstructured":"Zhen Cao, Geoff Kuenning, and Erez Zadok. 2020. Carver: Finding Important Parameters for Storage System Tuning. In 18th USENIX Conference on File and Storage Technologies."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3625549.3658659"},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation. 2018. Intel 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/articles\/intel-sdm. (2018)."},{"key":"e_1_3_2_1_8_1","unstructured":"Ian Cutress and Billy Tallis. 2018. Intel Launches Optane DIMMs up to 512GB: Apache Pass is Here. https:\/\/www.anandtech.com\/show\/12828\/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3325398"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00043"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"e_1_3_2_1_12_1","volume-title":"The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference.","author":"Duplyakin Dmitry","year":"2019","unstructured":"Dmitry Duplyakin, Robert Ricci, Aleksander Maricq, Gary Wong, Jonathon Duerig, Eric Eide, Leigh Stoller, Mike Hibler, David Johnson, Kirk Webb, Aditya Akella, Kuangching Wang, Glenn Ricart, Larry Landweber, Chip Elliott, Michael Zink, Emmanuel Cecchet, Snigdhaswin Kar, and Prabodh Mishra. 2019. The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_14_1","volume-title":"LIBLINEAR: A library for large linear classification. The Journal of machine Learning research","author":"Fan Rong-En","year":"2008","unstructured":"Rong-En Fan, Kai-Wei Chang, Cho-Jui Hsieh, Xiang-Rui Wang, and Chih-Jen Lin. 2008. LIBLINEAR: A library for large linear classification. The Journal of machine Learning research (2008)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3689031.3717480"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613157"},{"key":"e_1_3_2_1_17_1","volume-title":"Adaptive page migration policy with huge","author":"Heo Taekyung","year":"2020","unstructured":"Taekyung Heo, Yang Wang, Wei Cui, Jaehyuk Huh, and Lintao Zhang. 2020. Adaptive page migration policy with huge pages in tiered memory systems. IEEE Trans. Comput. (2020)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25566-3_40"},{"key":"e_1_3_2_1_19_1","unstructured":"Compute Express Link Consortium. Inc. 2020. CXL\u00ae Specification. https:\/\/computeexpresslink.org\/cxl-specification\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14778\/3551793.3551844"},{"key":"e_1_3_2_1_21_1","volume-title":"Improving key-value cache performance with heterogeneous memory tiering: A case study of CXL-based memory expansion","author":"Lee KyungSoo","year":"2024","unstructured":"KyungSoo Lee, Sohyun Kim, Joohee Lee, Donguk Moon, Rakie Kim, Honggyu Kim, Hyeongtak Ji, Yunjeong Mun, and Youngpyo Joo. 2024. Improving key-value cache performance with heterogeneous memory tiering: A case study of CXL-based memory expansion. IEEE Micro (2024)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_2_1_23_1","volume-title":"17th USENIX Symposium on Operating Systems Design and Implementation.","author":"Lepers Baptiste","year":"2023","unstructured":"Baptiste Lepers and Willy Zwaenepoel. 2023. Johnny Cache: the End of {DRAM} Cache Conflicts (in Tiered Main Memory Systems). In 17th USENIX Symposium on Operating Systems Design and Implementation."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00072"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_26_1","unstructured":"Timothy Morgan. 2020. CXL And Gen-Z Iron Out A Coherent Interconnect Strategy. https:\/\/www.nextplatform.com\/2020\/04\/03\/cxl-and-gen-z-iron-out-a-coherent-interconnect-strategy\/. In The Next Platform."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3366626.3368125"},{"volume-title":"hot page selection","year":"2022","key":"e_1_3_2_1_28_1","unstructured":"[patch -v4 0\/3] memory tiering: hot page selection. 2022. https:\/\/lwn.net\/ml\/linux-kernel\/20220622083519.708236-1-ying.huang@intel.com\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2006.311859"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3208064"},{"key":"e_1_3_2_1_33_1","volume-title":"Taking the human out of the loop: A review of Bayesian optimization. Proc","author":"Shahriari Bobak","year":"2015","unstructured":"Bobak Shahriari, Kevin Swersky, Ziyu Wang, Ryan P Adams, and Nando De Freitas. 2015. Taking the human out of the loop: A review of Bayesian optimization. Proc. IEEE (2015)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527442"},{"key":"e_1_3_2_1_35_1","volume-title":"Lightweight frequency-based tiering for cxl memory systems. arXiv preprint arXiv:2312.04789","author":"Song Kevin","year":"2023","unstructured":"Kevin Song, Jiacheng Yang, Sihang Liu, and Gennady Pekhimenko. 2023. Lightweight frequency-based tiering for cxl memory systems. arXiv preprint arXiv:2312.04789 (2023)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485278.2485285"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3711999"},{"key":"e_1_3_2_1_38_1","volume-title":"XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future","author":"Tramm John R","year":"2014","unstructured":"John R Tramm, Andrew R Siegel, Tanzima Islam, and Martin Schulz. 2014. XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (2014)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_2_1_41_1","volume-title":"2024 USENIX Annual Technical Conference.","author":"Xu Dong","year":"2024","unstructured":"Dong Xu, Junhee Ryu, Kwangsik Shin, Pengfei Su, and Dong Li. 2024. {FlexMem}: Adaptive page profiling and migration for tiered memory. In 2024 USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2017.8280433"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731001"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079092"}],"event":{"name":"SOSP '25: ACM SIGOPS 31st Symposium on Operating Systems Principles","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Seoul Republic of Korea","acronym":"SOSP '25"},"container-title":["Proceedings of the 3rd Workshop on Disruptive Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3764862.3768172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T17:19:10Z","timestamp":1763054350000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3764862.3768172"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,13]]},"references-count":45,"alternative-id":["10.1145\/3764862.3768172","10.1145\/3764862"],"URL":"https:\/\/doi.org\/10.1145\/3764862.3768172","relation":{},"subject":[],"published":{"date-parts":[[2025,10,13]]},"assertion":[{"value":"2025-10-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}