{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T08:20:16Z","timestamp":1766391616667,"version":"build-2065373602"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"4","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62176265 and 62472456"],"award-info":[{"award-number":["62176265 and 62472456"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2025,10,31]]},"abstract":"<jats:p>Information flow tracking technology is commonly used in the security analysis of hardware design. This technology protects the confidentiality and integrity of essential assets by instrumenting trace logic on each operation unit to detect whether critical information has been leaked or tampered with. However, as hardware design becomes increasingly large-scale and complex, the significant performance overhead introduced by instrumentation has become a major challenge. This article proposes Selective Hardware Information Flow Tracking (SHIFT), a constraint-driven optimization technique. The core idea of SHIFT includes selective monitoring of operations and selective optimization of propagation logic. In the intermediate representation of the hardware design, SHIFT scans taint sources in the code statically using a conservative analysis algorithm to determine whether logic structures require monitoring and assigns optimization tags based on known conditions. During the synthesis process, these optimization tags are passed to the netlist, thereby enabling selective instrumentation of the trace logic on the cell. In the Trust-Hub AES test bench, SHIFT reduces the deployment time of the tracking model by 12.1%, decreases the number of cells by 19.9%, and reduces the synthesized area by 35.7%, Additionally, the security verification time of the flow model was reduced by 10.5%. In general, SHIFT reduces the overhead of deploying trace logic without introducing false positives.<\/jats:p>","DOI":"10.1145\/3765906","type":"journal-article","created":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T15:10:55Z","timestamp":1757085055000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SHIFT: Selective Hardware Information Flow Tracking Driven by Deterministic Constraints"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-1167-8564","authenticated-orcid":false,"given":"Haodong","family":"Sun","sequence":"first","affiliation":[{"name":"PLA Information Engineering University, Zhengzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6890-6077","authenticated-orcid":false,"given":"Zhi","family":"Yang","sequence":"additional","affiliation":[{"name":"PLA Information Engineering University, Zhengzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2087-2853","authenticated-orcid":false,"given":"Shuyuan","family":"Jin","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7339-7245","authenticated-orcid":false,"given":"Zhenlong","family":"Zhang","sequence":"additional","affiliation":[{"name":"PLA Information Engineering University, Zhengzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,10,9]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"OpenCores. 2025. Open Source IP-Cores. Retrieved from https:\/\/opencores.org\/projects?expanded=Crypto%20core"},{"key":"e_1_3_1_3_2","unstructured":"Trust-Hub. 2025. Trust-Hub.org. Retrieved from https:\/\/trust-hub.org\/#\/benchmarks\/chip-level-trojan"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203772"},{"key":"e_1_3_1_5_2","first-page":"1691","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ardeshiricham Armaiti","year":"2017","unstructured":"Armaiti Ardeshiricham, Wei Hu, Joshua Marxen, and Ryan Kastner. 2017. Register transfer level information flow tracking for provably secure hardware design. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1691\u20131696."},{"key":"e_1_3_1_6_2","first-page":"1623","volume-title":"2019 ACM SIGSAC Conference on Computer and Communications Security","author":"Ardeshiricham Armaiti","year":"2019","unstructured":"Armaiti Ardeshiricham, Yoshiki Takashima, Sicun Gao, and Ryan Kastner. 2019. VeriSketch: Synthesizing secure hardware designs with timing-sensitive information flow properties. In 2019 ACM SIGSAC Conference on Computer and Communications Security, 1623\u20131638."},{"key":"e_1_3_1_7_2","first-page":"1665","volume-title":"30th USENIX Security Symposium (USENIX Security \u201921)","author":"Chen Sanchuan","year":"2021","unstructured":"Sanchuan Chen, Zhiqiang Lin, and Yinqian Zhang. 2021. \\(\\{\\) SelectiveTaint \\(\\}\\) : Efficient data flow tracking with static binary rewriting. In 30th USENIX Security Symposium (USENIX Security \u201921), 1665\u20131682."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2023.106088"},{"key":"e_1_3_1_9_2","unstructured":"Shuwen Deng Do\u011fuhan G\u00fcm\u00fc\u015fo\u011flu Wenjie Xiong Y. Serhan Gener Onur Demir and Jakub Szefer. 2017. Secchisel: Language and tool for practical and scalable security verification of security-aware hardware architectures. Cryptology ePrint Archive Report 2017\/193."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/360051.360056"},{"key":"e_1_3_1_11_2","first-page":"67","volume-title":"26th Asia and South Pacific Design Automation Conference","author":"Goli Mehran","year":"2021","unstructured":"Mehran Goli and Rolf Drechsler. 2021. ATLaS: Automatic detection of timing-based information leakage flows for SystemC HLS designs. In 26th Asia and South Pacific Design Automation Conference, 67\u201372."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"},{"key":"e_1_3_1_13_2","first-page":"1","volume-title":"2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hu Wei","year":"2016","unstructured":"Wei Hu, Andrew Becker, Armita Ardeshiricham, Yu Tai, Paolo Ienne, Dejun Mu, and Ryan Kastner. 2016. Imprecise security: Quality and complexity tradeoffs for hardware information flow tracking. In 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20138."},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2016.225"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"e_1_3_1_16_2","first-page":"97","volume-title":"19th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Li Xun","year":"2014","unstructured":"Xun Li, Vineeth Kashyap, Jason K. Oberg, Mohit Tiwari, Vasanth Ram Rajarathinam, Ryan Kastner, Timothy Sherwood, Ben Hardekopf, and Frederic T. Chong. 2014. Sapper: A language for hardware-level security policy enforcement. In 19th International Conference on Architectural Support for Programming Languages and Operating Systems, 97\u2013112."},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993512"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"issue":"4","key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"58","DOI":"10.3390\/cryptography7040058","article-title":"Secure instruction and data-level information flow tracking model for risc-v","volume":"7","author":"Shirley Nicholas Geraldine","year":"2023","unstructured":"Geraldine Shirley Nicholas, Dhruvakumar Vikas Aklekar, Bhavin Thakar, and Fareena Saqib. 2023. Secure instruction and data-level information flow tracking model for risc-v. Cryptography 7, 4 (2023), 58.","journal-title":"Cryptography"},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/1837274.1837337","volume-title":"47th Design Automation Conference","author":"Oberg Jason","year":"2010","unstructured":"Jason Oberg, Wei Hu, Ali Irturk, Mohit Tiwari, Timothy Sherwood, and Ryan Kastner. 2010. Theoretical analysis of gate level information flow tracking. In 47th Design Automation Conference, 244\u2013247."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331332"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.02.001"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"e_1_3_1_24_2","first-page":"2549","volume-title":"31st USENIX Security Symposium (USENIX Security \u2019","author":"Solt Flavien","year":"2022","unstructured":"Flavien Solt, Ben Gras, and Kaveh Razavi. 2022. \\(\\{\\) CellIFT \\(\\}\\) : Leveraging cells for scalable and precise dynamic information flow tracking in. \\(\\{\\) RTL \\(\\}\\) . In 31st USENIX Security Symposium (USENIX Security \u201922), 2549\u20132566."},{"key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1007\/978-3-319-78139-6_31","volume-title":"12th International Conference on Communications and Networking","author":"Tai Yu","year":"2018","unstructured":"Yu Tai, Wei Hu, Dejun Mu, Baolei Mao, Lantian Guo, and Maoyuan Qin. 2018. A simplifying logic approach for gate level information flow tracking. In 12th International Conference on Communications and Networking. Springer, 302\u2013311."},{"issue":"2016","key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"361","DOI":"10.3103\/S0146411616050096","article-title":"Generating optimized gate level information flow tracking logic for enforcing multilevel security","volume":"50","author":"Tai Yu","year":"2016","unstructured":"Yu Tai, Wei Hu, Hui-Xiang Zhang, De-Jun Mu, and Xing-Li Huang. 2016. Generating optimized gate level information flow tracking logic for enforcing multilevel security. Automatic Control and Computer Sciences 50 (2016), 361\u2013368.","journal-title":"Automatic Control and Computer Sciences"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"e_1_3_1_28_2","volume-title":"Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient out-of-Order Execution.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas, F. Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient out-of-Order Execution. Technical report."},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"},{"key":"e_1_3_1_30_2","first-page":"1615","volume-title":"Proceedings of the ACM on Programming Languages","author":"Zhang Yiyu","year":"2024","unstructured":"Yiyu Zhang, Tianyi Liu, Yueyang Wang, Yun Qi, Kai Ji, Jian Tang, Xiaoliang Wang, Xuandong Li, and Zhiqiang Zuo. 2024. HardTaint: Production-run dynamic taint analysis via selective hardware tracing. Proceedings of the ACM on Programming Languages 8, OOPSLA2 (2024), 1615\u20131640."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3765906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T11:16:46Z","timestamp":1760008606000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3765906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,9]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,10,31]]}},"alternative-id":["10.1145\/3765906"],"URL":"https:\/\/doi.org\/10.1145\/3765906","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2025,10,9]]},"assertion":[{"value":"2025-01-18","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-22","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-10-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}