{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T11:01:18Z","timestamp":1767956478685,"version":"3.49.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["92464203"],"award-info":[{"award-number":["92464203"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62274001"],"award-info":[{"award-number":["62274001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"Joint Funds of the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["U19A2074"],"award-info":[{"award-number":["U19A2074"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100017668","name":"Key Research and Development Program of Anhui Province","doi-asserted-by":"crossref","award":["2022a05020044"],"award-info":[{"award-number":["2022a05020044"]}],"id":[{"id":"10.13039\/501100017668","id-type":"DOI","asserted-by":"crossref"}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-013"],"award-info":[{"award-number":["GXXT-2023-013"]}]},{"DOI":"10.13039\/100017128","name":"Science Fund for Distinguished Young Scholars of Anhui Province","doi-asserted-by":"crossref","award":["2108085J35"],"award-info":[{"award-number":["2108085J35"]}],"id":[{"id":"10.13039\/100017128","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2026,4,30]]},"abstract":"<jats:p>\n                    Computing-in-memory (CIM), as a novel computing architecture for the future, effectively overcomes the bottlenecks in the von Neumann architecture. The CIM architecture embeds logic into the memory array to reduce the data transfer between the processor and memory. However, embedding logic into the memory array increases the test complexity. In this study, we offer a comprehensive examination of the challenges associated with CIM and introduce a novel March-like test algorithm, named March CC, tailored for CIM chips. Computational elements are added to the read\/write operation sequences, combining the tests in memory mode and computing mode into one step, which significantly improves the test efficiency. In comparison to the traditional March C\u2212 test algorithm, the proposed March CC test algorithm, with a complexity of only 10\n                    <jats:italic toggle=\"yes\">N<\/jats:italic>\n                    , enhances the fault coverage from 66.7% to 79.8% for six common single-cell fault (SCF) models and nine common double-cell fault (DCF) models. Furthermore, the March CC algorithm demonstrates good compatibility and is applicable to various memory configurations, such as SRAM, RRAM, and MRAM CIM architectures.\n                  <\/jats:p>","DOI":"10.1145\/3766540","type":"journal-article","created":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T12:14:13Z","timestamp":1757420053000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and Design of Memory Testing Algorithm for Computing-in-Memory Using MBIST"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7369-1031","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7060-880X","authenticated-orcid":false,"given":"Siyan","family":"Li","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2944-6743","authenticated-orcid":false,"given":"Qiuming","family":"Zhang","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6002-2567","authenticated-orcid":false,"given":"Qiushi","family":"Feng","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6416-071X","authenticated-orcid":false,"given":"Changxin","family":"Yue","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9271-8424","authenticated-orcid":false,"given":"Jiaqi","family":"Chen","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1622-9938","authenticated-orcid":false,"given":"Yuanyang","family":"Wang","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4586-2052","authenticated-orcid":false,"given":"Yunlong","family":"Liu","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9789-0959","authenticated-orcid":false,"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1001-6177","authenticated-orcid":false,"given":"Licai","family":"Hao","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0278-5804","authenticated-orcid":false,"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7327-6759","authenticated-orcid":false,"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3347-3056","authenticated-orcid":false,"given":"Chenghu","family":"Dai","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,9]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.58"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMI.2015.7494275"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3127354"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131604"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000117"},{"key":"e_1_3_1_9_2","first-page":"131","volume-title":"IEEE Open Journal of Circuits and Systems","volume":"2","author":"Huang P.-T.","year":"2021","unstructured":"P.-T. Huang, I.-C. Wu, C.-Y. Lo, and W. Hwang. 2021. Energy-efficient accelerator design with tile-based row-independent compressed memory for sparse compressed convolutional neural networks. IEEE Open Journal of Circuits and Systems 2 (2021), 131\u2013143. DOI: 10.1109\/OJCAS.2020.3041685"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005783"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"e_1_3_1_12_2","first-page":"1773","volume-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"68","author":"Jhang C.-J.","year":"2021","unstructured":"C.-J. Jhang, C.-X. Xue, J.-M. Hung, F.-C. Chang, and M.-F. Chang. 2021. Challenges and trends of SRAM-based computing-in-memory for AI edge devices. IEEE Transactions on Circuits and Systems I: Regular Papers 68, 5 (May 2021), 1773\u20131786. DOI: 10.1109\/TCSI.2021.3064189"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","unstructured":"H. Jiang W. Li S. Huang and S. Yu. 2022. A 40nm analog-input ADC-free compute-in-memory RRAM macro with pulse-width modulation between sub-arrays. In IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) 266\u2013267. DOI: 10.1109\/VLSITechnologyandCir46769.2022.9830211","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3229281"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE56004.2022.9863178"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3029235"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301535"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3281587"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206318"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCISc52257.2021.9484987"},{"key":"e_1_3_1_23_2","first-page":"1","volume-title":"IEEE European Test Symposium (ETS)","author":"Nair S. M.","year":"2020","unstructured":"S. M. Nair, C. M\u00fcnch, and M. B. Tahoori. 2020. Defect characterization and test generation for spintronic-based compute-in-memory. In IEEE European Test Symposium (ETS), 1\u20136. DOI: 10.1109\/ETS48528.2020.9131582"},{"key":"e_1_3_1_24_2","first-page":"1","volume-title":"19th IEEE European Test Symposium (ETS)","author":"Rhines W. C.","year":"2014","unstructured":"W. C. Rhines. 2014. Major eras of design for test. In 19th IEEE European Test Symposium (ETS), 1-1. DOI: 10.1109\/ETS.2014.6847790"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/ISOCC53507.2021.9613964","volume-title":"2021 18th International SoC Design Conference (ISOCC)","author":"Song S.","year":"2021","unstructured":"S. Song and Y. Kim. Novel in-memory computing circuit using muller C-element. 2021. In 2021 18th International SoC Design Conference (ISOCC), 81\u201382. DOI: 10.1109\/ISOCC53507.2021.9613964"},{"key":"e_1_3_1_27_2","first-page":"815","volume-title":"IEEE Journal of Solid-State Circuits","volume":"41","author":"Takeyama Y.","year":"2006","unstructured":"Y. Takeyama, H. Otake, O. Hirabayashi, K. Kushida, and N. Otsuka. 2006. A low leakage SRAM macro with replica cell biasing scheme. IEEE Journal of Solid-State Circuits 41, 4 (Apr. 2006), 815\u2013822. DOI: 10.1109\/JSSC.2006.870763"},{"key":"e_1_3_1_28_2","volume-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","author":"Tong Z.","unstructured":"Z. Tong, Y. Xu, Y. Liu, X. Duan, H. Tang, S. Zhao, C. Li, Z. Lin, X. Wu, Z. Wang, et al. A high throughput in-MRAM-Computing scheme using hybrid p-SOT-MTJ\/GAA-CNTFET. In IEEE Transactions on Circuits and Systems I: Regular Papers. DOI: 10.1109\/TCSI.2023.3341608"},{"key":"e_1_3_1_29_2","first-page":"1","volume-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","author":"Tsai T.-L.","year":"2019","unstructured":"T.-L. Tsai, J.-F. Li, C.-L. Hsu, and C.-T. Sun. 2019. Testing of in-memory-computing 8T SRAMs. In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 1\u20134. DOI: 10.1109\/DFT.2019.8875487"},{"key":"e_1_3_1_30_2","first-page":"114215","volume-title":"Microelectronics Reliability","volume":"123","author":"Tsai Tsai-Ling","year":"2021","unstructured":"Tsai-Ling Tsai, Jin-Fu Li, Chun-Lung Hsu, and Chi-Tien Sun. 2021. Testing of in-memory-computing memories with 8 T SRAMs. Microelectronics Reliability, Vol. 123, 114215."},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","unstructured":"A. J. van de Goor and Z. Al-Ars. 2000. Functional memory faults: A formal notation and a taxonomy. In 18th IEEE VLSI Test Symposium 281\u2013289. DOI: 10.1109\/VTEST.2000.843856","DOI":"10.1109\/VTEST.2000.843856"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619389"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360760"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347831"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2019.8787161"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITCAsia55616.2022.00012"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940649"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"e_1_3_1_40_2","first-page":"1099","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","volume":"42","author":"Yin Xunzhao","year":"2023","unstructured":"Xunzhao Yin, Yu Qian, Mohsen Imani, Kai Ni, Chao Li, Grace Li Zhang, Bing Li, Ulf Schlichtmann, and Cheng Zhuo. 2023. Ferroelectric ternary content addressable memories for energy-efficient associative search. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42, 4 (Apr. 2023), 1099\u20131112. DOI: 10.1109\/TCAD.2022.3197694"},{"key":"e_1_3_1_41_2","first-page":"1","volume-title":"IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"Zhao Y.","year":"2023","unstructured":"Y. Zhao, Z. Shen, J. Xu, K. C. T. Chai, Y. Wu, and C. Wang. 2023. A novel transpose 2T-DRAM based computing-in-memory architecture for on-chip DNN training and inference. In IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS), 1\u20134. DOI: 10.1109\/AICAS57966.2023.10168641"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI59464.2023.10238597"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783110"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3766540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T09:39:31Z","timestamp":1767951571000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3766540"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,9]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,4,30]]}},"alternative-id":["10.1145\/3766540"],"URL":"https:\/\/doi.org\/10.1145\/3766540","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,9]]},"assertion":[{"value":"2024-06-25","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-22","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-01-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}