{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T18:08:14Z","timestamp":1769796494685,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2027,1,29]],"date-time":"2027-01-29T00:00:00Z","timestamp":1801180800000},"content-version":"vor","delay-in-days":480,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"DOE U.S. Department of Energy","doi-asserted-by":"publisher","award":["76125"],"award-info":[{"award-number":["76125"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767113","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-Software Co-Development for Emerging CXL Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9430-2656","authenticated-orcid":false,"given":"Roberto","family":"Gioiosa","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9721-3982","authenticated-orcid":false,"given":"Bo","family":"Fang","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8266-0923","authenticated-orcid":false,"given":"Lenny","family":"Guo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4313-1882","authenticated-orcid":false,"given":"Andres","family":"Marquez","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545054"},{"key":"e_1_3_3_2_4_2","first-page":"10","volume-title":"USENIX annual technical conference, FREENIX Track","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator.. In USENIX annual technical conference, FREENIX Track , Vol.\u00a041. California, USA, 10\u20135555."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Daniel\u00a0S Berger Daniel Ernst Huaicheng Li Pantea Zardoshti Monish Shah Samir Rajadnya Scott Lee Lisa Hsu Ishwar Agarwal Mark\u00a0D Hill et\u00a0al. 2023. Design tradeoffs in CXL-based memory pools for public cloud platforms. IEEE Micro 43 2 (2023) 30\u201338.","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_3_2_6_2","unstructured":"Tokio\u00a0Project Developers. 2024. tracing - Application-level tracing for Rust. https:\/\/crates.io\/crates\/tracing. Version 0.1.40."},{"key":"e_1_3_3_2_7_2","unstructured":"Tokio\u00a0Project Developers. 2024. tracing-opentelemetry - OpenTelemetry integration for tracing. https:\/\/crates.io\/crates\/tracing-opentelemetry. Version 0.22.0."},{"key":"e_1_3_3_2_8_2","unstructured":"The Rust\u00a0Project Developers. 2024. log - A lightweight logging facade for Rust. https:\/\/crates.io\/crates\/log. Version 0.4.21."},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE60146.2024.00447"},{"key":"e_1_3_3_2_10_2","first-page":"585","volume-title":"2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Jang Junhyeok","year":"2023","unstructured":"Junhyeok Jang, Hanjin Choi, Hanyeoreum Bae, Seungjun Lee, Miryeong Kwon, and Myoungsoo Jung. 2023. { CXL-ANNS} :{ Software-Hardware} collaborative memory disaggregation and computation for { Billion-Scale} approximate nearest neighbor search. In 2023 USENIX Annual Technical Conference (USENIX ATC 23). 585\u2013600."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Kyungsan Kim Hyunseok Kim Jinin So Wonjae Lee Junhyuk Im Sungjoo Park Jeonghyeon Cho and Hoyoung Song. 2023. SMT: Software-defined memory tiering for heterogeneous computing systems with CXL memory expander. IEEE Micro 43 2 (2023) 20\u201329.","DOI":"10.1109\/MM.2023.3240774"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/BigComp64353.2025.00042"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.5555\/260999"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715987"},{"key":"e_1_3_3_2_16_2","unstructured":"Jinshu Liu Hamid Hadian Hanchen Xu Daniel\u00a0S Berger and Huaicheng Li. 2024. Dissecting cxl memory performance at scale: Analysis modeling and optimization. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2409.14317 (2024)."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_3_2_18_2","unstructured":"Niko Matsakis and the Rayon\u00a0Developers. 2024. rayon - Data parallelism in Rust. https:\/\/crates.io\/crates\/rayon. Version 1.10.0."},{"key":"e_1_3_3_2_19_2","unstructured":"Perfetto Development Team. 2025. Perfetto Documentation. https:\/\/perfetto.dev\/docs\/. Accessed: 2025-06-20."},{"key":"e_1_3_3_2_20_2","unstructured":"QEMU Project. 2024. QEMU Emulator. https:\/\/github.com\/qemu\/qemu."},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Derrick Quinn Neel Patel and Mohammad Alian. 2025. Compute-Enabled CXL Memory Expansion for Efficient Retrieval Augmented Generation. IEEE Micro (2025).","DOI":"10.1109\/MM.2025.3575280"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Debendra\u00a0Das Sharma. 2022. Compute express link (cxl): Enabling heterogeneous data-centric computing with heterogeneous memory hierarchy. IEEE Micro 43 2 (2022) 99\u2013109.","DOI":"10.1109\/MM.2022.3228561"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Joonseop Sim Soohong Ahn Taeyoung Ahn Seungyong Lee Myunghyun Rhee Jooyoung Kim Kwangsik Shin Donguk Moon Euiseok Kim and Kyoung Park. 2022. Computational cxl-memory solution for accelerating memory-intensive applications. IEEE Computer Architecture Letters 22 1 (2022) 5\u20138.","DOI":"10.1109\/LCA.2022.3226482"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695810"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS64566.2025.00097"},{"key":"e_1_3_3_2_27_2","unstructured":"Yanjing Wang Lizhou Wu Wentao Hong Yang Ou Zicong Wang Sunfeng Gao Jie Zhang Sheng Ma Dezun Dong Xingyun Qi et\u00a0al. 2024. A Comprehensive Simulation Framework for CXL Disaggregated Memory. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2411.02282 (2024)."},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716244"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695809"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00100"},{"key":"e_1_3_3_2_31_2","unstructured":"Yiwei Yang Pooneh Safayenikoo Jiacheng Ma Tanvir\u00a0Ahmed Khan and Andrew Quinn. 2023. CXLMemSim: A pure software simulated CXL. mem for performance characterization. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2303.06153 (2023)."},{"key":"e_1_3_3_2_32_2","first-page":"37","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel\u00a0S Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark\u00a0D Hill, Mosharaf Chowdhury, et\u00a0al. 2024. Managing Memory Tiers with { CXL} in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24). 37\u201356."}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767113","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:34Z","timestamp":1769747794000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767113"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":31,"alternative-id":["10.1145\/3767110.3767113","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767113","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}