{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T08:07:15Z","timestamp":1769846835206,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767114","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"207-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Memory Sandbox 2.0: A Framework for Enabling HBM2e vs HBM2 Performance and Telemetry Analysis on Xilinx FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2279-6068","authenticated-orcid":false,"given":"Elias","family":"Perdomo","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7778-9967","authenticated-orcid":false,"given":"Joan","family":"Teruel","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5992-1469","authenticated-orcid":false,"given":"Sajjad","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4043-5044","authenticated-orcid":false,"given":"Behzad","family":"Salami","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7535-4821","authenticated-orcid":false,"given":"Teresa","family":"Cervero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0417-3430","authenticated-orcid":false,"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Politecnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"2023. JEDEC\u00ae and Industry Leaders Collaborate to Release: High Bandwidth Memory (HBM3) DRAM | JEDEC. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd238b01"},{"key":"e_1_3_3_1_3_2","volume-title":"Designing with the Versal Adaptive SoC: Hardware Debug","year":"2024","unstructured":"2024. Designing with the Versal Adaptive SoC: Hardware Debug. Technical Report."},{"key":"e_1_3_3_1_4_2","unstructured":"2024. JEDEC\u00ae and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth Efficiency and Capacity for AI and HPC | JEDEC. https:\/\/www.jedec.org\/news\/pressreleases\/jedec%C2%AE-and-industry-leaders-collaborate-release-jesd270-4-hbm4-standard-advancing"},{"key":"e_1_3_3_1_5_2","volume-title":"Alveo U280 Data Center Accelerator Card Data Sheet","author":"Inc. AMD Xilinx","year":"2022","unstructured":"AMD Xilinx Inc.2022. Alveo U280 Data Center Accelerator Card Data Sheet. Technical Report DS963. Xilinx Inc.https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documents\/data_sheets\/ds963-u280.pdf"},{"key":"e_1_3_3_1_6_2","volume-title":"Alveo U55C Data Center Accelerator Cards Data Sheet","author":"Inc. AMD Xilinx","year":"2022","unstructured":"AMD Xilinx Inc.2022. Alveo U55C Data Center Accelerator Cards Data Sheet. Technical Report DS978. Xilinx Inc.https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documents\/data_sheets\/ds978-u55c.pdf"},{"key":"e_1_3_3_1_7_2","unstructured":"AMD\/Xilinx. 2024. Versal Adaptive SoC System Monitor Architecture Manual (AM006)). https:\/\/docs.amd.com\/r\/en-US\/am006-versal-sysmon."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00023"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00030"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Sungpack Hong Sang\u00a0Kyun Kim Tayo Oguntebi and Kunle Olukotun. 2011. Accelerating CUDA graph algorithms at maximum warp. SIGPLAN Not. 46 8 (Feb. 2011) 267\u2013276. 10.1145\/2038037.1941590","DOI":"10.1145\/2038037.1941590"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Hongjing Huang Zeke Wang Jie\u00b4 Zhang Zhenhao He Chao Wu Jun Xiao and Gustavo Alonso. 2022. Shuhai: A Tool for Benchmarking High Bandwidth Memory on FPGAs. IEEE Trans. Comput. 71 5 (May 2022) 1133\u20131144. 10.1109\/TC.2021.3075765doi: 10.1109\/TC.2021.3075765.","DOI":"10.1109\/TC.2021.3075765"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji\u00a0Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. 2014. Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. ACM SIGARCH Computer Architecture News 42 3 (2014) 361\u2013372.","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474024"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Srijeeta Maity Anirban Ghose Soumyajit Dey and Swarnendu Biswas. 2021. Thermal-aware Adaptive Platform Management for Heterogeneous Embedded Systems. ACM Trans. Embed. Comput. Syst. 20 5s Article 97 28\u00a0pages. 10.1145\/3477028","DOI":"10.1145\/3477028"},{"key":"e_1_3_3_1_17_2","unstructured":"Ehab Mohsen. 2024. Unleashing Computational Power with the New AMD Alveo V80. https:\/\/www.amd.com\/en\/blogs\/2024\/unleashing-computational-power-with-the-new-amd-al.html. Accessed: 2025-06-15."},{"key":"e_1_3_3_1_18_2","first-page":"72","volume-title":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"Mu\u00f1oz\u00a0Hernandez Hector\u00a0Gerardo","year":"2024","unstructured":"Hector\u00a0Gerardo Mu\u00f1oz\u00a0Hernandez, Veronia Iskandar, Lukas Steiner, Philipp Holzinger, Matthias Jung, Diana G\u00f6hringer, Michael H\u00fcbner, Norbert Wehn, and Marc Reichenbach. 2024. A Novel System Simulation Framework for HBM2 FPGA Platforms. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer, 72\u201384."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58291.2024.00022"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58291.2024.00022"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3642921.3642928"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD63648.2024.00026"},{"key":"e_1_3_3_1_23_2","unstructured":"Samsung Electronics. 2022. High Bandwidth Memory (HBM). https:\/\/www.samsung.com\/semiconductor\/dram\/hbm\/. Accessed: 2025-06-15."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","unstructured":"Runbin Shi Kaan Kara Christoph Hagleitner Dionysios Diamantopoulos Dimitris Syrivelis and Gustavo Alonso. 2022. Exploiting HBM on FPGAs for data processing. ACM Transactions on Reconfigurable Technology and Systems 15 4 (Dec. 2022) 1\u201327. 10.1145\/3491238Publisher: ACM New York NY US.","DOI":"10.1145\/3491238"},{"key":"e_1_3_3_1_25_2","series-title":"(Posters Session)","volume-title":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","author":"Teruel Joan","year":"2025","unstructured":"Joan Teruel, Elias Perdomo, David Castells, Xavier Martorell, and Behzad Salami. 2025. Developing telemetry tools for Alveo Accelerator cards.. In 2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)(Posters Session). IEEE, Santander, Spain."},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"e_1_3_3_1_27_2","unstructured":"Xilinx Inc.[n. d.]. AXI Performance Monitor (axi_perf_mon) IP Core. https:\/\/xilinx-wiki.atlassian.net\/wiki\/display\/A\/Axi+Performance+Monitor+standalone. Last updated May 29 2025; Accessed: 2025-06-15."},{"key":"e_1_3_3_1_28_2","volume-title":"AXI High Bandwidth Memory Controller v1.0 LogiCORE IP Product Guide","author":"Inc. Xilinx","year":"2021","unstructured":"Xilinx Inc.2021. AXI High Bandwidth Memory Controller v1.0 LogiCORE IP Product Guide. Technical Report PG276 (v1.0). Xilinx Inc.https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/hbm\/v1_0\/pg276-axi-hbm.pdf"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"Lehan Zhang. 2024. Mitigating measures of memory access bottlenecks in high performance computing. Applied and Computational Engineering 73 (2024).","DOI":"10.54254\/2755-2721\/73\/20240401"}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:30Z","timestamp":1769747790000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":28,"alternative-id":["10.1145\/3767110.3767114","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767114","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}