{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T18:08:14Z","timestamp":1769796494711,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767115","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"99-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Split Write DRAM: Reducing DRAM Access Latency by Mitigating Read-Write Interference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-0262-4928","authenticated-orcid":false,"given":"K","family":"Chitra","sequence":"first","affiliation":[{"name":"Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5453-5022","authenticated-orcid":false,"given":"Aryabartta","family":"Sahu","sequence":"additional","affiliation":[{"name":"Computer Science & Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8122-8685","authenticated-orcid":false,"given":"Arjun","family":"Dey","sequence":"additional","affiliation":[{"name":"Nutanix Inc., Bengaluru, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7725-4792","authenticated-orcid":false,"given":"Minesh","family":"Patel","sequence":"additional","affiliation":[{"name":"Rutgers University, New Brunswick, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Luo et al. \u201cRamulator 2.0: A Modern Modular and Extensible DRAM Simulator \u201d IEEE CAL 2023.","DOI":"10.1109\/LCA.2023.3333759"},{"key":"e_1_3_3_2_3_2","unstructured":"B. Keeth et al. \u201cDRAM Circuit Design \u201d Wiley-IEEE Press 2001."},{"key":"e_1_3_3_2_4_2","unstructured":"JEDEC \u201cJESD79-4C: DDR4 SDRAM Standard \u201d 2020."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Stuecheli et al. \u201cCoordinating DRAM and Last-Level-Cache Policies with the Virtual Write Queue \u201d IEEE Micro 2011.","DOI":"10.1109\/MM.2010.102"},{"key":"e_1_3_3_2_6_2","unstructured":"Mainak et al. \u201cBandwidth-Aware Last-Level Caching: Efficiently Coordinating Off-Chip Read and Write Bandwidth \u201d ICCD 2019."},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Amin et al. \u201cRank-Aware Cache Replacement and Write Buffering to Improve DRAM Energy Efficiency \u201d ISLPED 2010.","DOI":"10.1145\/1840845.1840930"},{"key":"e_1_3_3_2_8_2","unstructured":"Niladrish et al. \u201cStaged Reads: Mitigating the impact of DRAM writes on DRAM reads \u201d HPCA 2012."},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Wang et al. \u201cImproving Writeback Efficiency with Decoupled Last-Write Prediction \u201d ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237027"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Cheng et al. \u201cAdaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce Write-Induced Interference \u201d ACM TODES 2015.","DOI":"10.1145\/2753757"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Wang et al. \u201cRank Idle Time Prediction Driven Last-Level Cache Writeback \u201d ACM SIGPLAN Workshop on Memory Systems Performance and Correctness 2012.","DOI":"10.1145\/2247684.2247690"},{"key":"e_1_3_3_2_12_2","unstructured":"Balasubramonian Rajeev \u201cInnovations in the Memory System \u201d Springer Nature 2022."},{"key":"e_1_3_3_2_13_2","unstructured":"Lee et al. \u201cDRAM-Aware LLC Writeback: Reducing Write-Caused Interference in Memory Systems \u201d Carnegie Mellon University. Journal contribution https:\/\/doi.org\/10.1184\/R1\/6468701.v1 2018."},{"key":"e_1_3_3_2_14_2","unstructured":"\u201cSPEC Workloads \u201d Available at http:\/\/www.spec.org\/."},{"key":"e_1_3_3_2_15_2","unstructured":"\u201cMemBench Workloads \u201d Available at https:\/\/github.com\/CMU-SAFARI\/MemBen."},{"key":"e_1_3_3_2_16_2","unstructured":"\u201cTransactions Performance Benchmark (TPC) \u201d Available at http:\/\/www.tpc.org\/."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Rixner et al. \u201cMemory access scheduling \u201d ISCA 2000.","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Ghose et al. \u201cDemystifying Complex Workload\u2013DRAM Interactions: An Experimental Study \u201d SIGMETRICS 2019.","DOI":"10.1145\/3309697.3331482"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Wang et al. \u201cFIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching \u201d in MICRO 2020.","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"e_1_3_3_2_20_2","unstructured":"Hidaka et al \u201cThe cache DRAM architecture \u201d IEEE Micro April 1990."}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:47Z","timestamp":1769747807000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":19,"alternative-id":["10.1145\/3767110.3767115","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767115","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}