{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:45:26Z","timestamp":1782589526200,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","funder":[{"name":"MIST Center - LPS"},{"DOI":"10.13039\/100004689","name":"Booz Allen Hamilton","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004689","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767121","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"165-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["IMPRINT: In-Memory Processing with Indirect Addressing Techniques for GPU-hosted HBM-PIM"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-1287-4060","authenticated-orcid":false,"given":"Ersin","family":"Cukurtas","sequence":"first","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7461-6962","authenticated-orcid":false,"given":"Kavish","family":"Ranawella","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8091-9302","authenticated-orcid":false,"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0577-9976","authenticated-orcid":false,"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Junwhan Ahn Sungjoo Yoo Onur Mutlu and Kiyoung Choi. 2015. PIM-enabled instructions: A low-overhead locality-aware processing-in-memory architecture. ACM SIGARCH Computer Architecture News 43 3S (2015) 336\u2013348.","DOI":"10.1145\/2872887.2750385"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00034"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176428"},{"key":"e_1_3_3_2_7_2","first-page":"208","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Cho Jin\u00a0Hee","year":"2018","unstructured":"Jin\u00a0Hee Cho, Jihwan Kim, Woo\u00a0Young Lee, Dong\u00a0Uk Lee, Tae\u00a0Kyun Kim, Heat\u00a0Bit Park, Chunseok Jeong, Myeong-Jae Park, Seung\u00a0Geun Baek, Seokwoo Choi, et\u00a0al. 2018. A 1.2 V 64Gb 341GB\/s HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 208\u2013210."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695797"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247745"},{"key":"e_1_3_3_2_10_2","unstructured":"Juan G\u00f3mez-Luna Izzat\u00a0El Hajj Ivan Fernandez Christina Giannoula Geraldo\u00a0F Oliveira and Onur Mutlu. 2021. Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2105.03814 (2021)."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","unstructured":"Kevin Hsieh Samira Khan Nandita Vijaykumar Kevin\u00a0K. Chang Amirali Boroumand Saugata Ghose and Onur Mutlu. 2016. Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges Mechanisms Evaluation. 2016 IEEE 34th International Conference on Computer Design (ICCD) (2016) 25\u201332. 10.1109\/iccd.2016.7753257","DOI":"10.1109\/iccd.2016.7753257"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Jin\u00a0Hyun Kim Shin-Haeng Kang Sukhan Lee Hyeonsu Kim Yuhwan Ro Seungwon Lee David Wang Jihyun Choi Jinin So YeonGon Cho et\u00a0al. 2022. Aquabolt-XL HBM2-PIM LPDDR5-PIM with in-memory processing and AXDIMM with acceleration buffer. IEEE Micro 42 3 (2022) 20\u201330.","DOI":"10.1109\/MM.2022.3164651"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527402"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00052"},{"key":"e_1_3_3_2_18_2","unstructured":"Seungwoo Seo Jin-seong\u00a0kim Shin-haeng Kang Sanghoon\u00a0Cha. 2022. PIMSimulator. https:\/\/github.com\/SAITPublic\/PIMSimulator. Accessed: 2025-08-29."},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC63097.2024.00030"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851145"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. 1995. Hitting the memory wall: Implications of the obvious. ACM SIGARCH computer architecture news 23 1 (1995) 20\u201324.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00055"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243188"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:11Z","timestamp":1769747771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767121"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":23,"alternative-id":["10.1145\/3767110.3767121","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767121","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}