{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T02:28:50Z","timestamp":1769826530848,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767123","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"213-225","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["HOME: A Hierarchy-Oriented Memory Evaluation Framework for Fast Contention Analysis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2729-8129","authenticated-orcid":false,"given":"Dhruv","family":"Gajaria","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4313-1882","authenticated-orcid":false,"given":"Andr\u00e9s","family":"M\u00e1rquez","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753351"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Todd Austin Eric Larson and Dan Ernst. 2002. SimpleScalar: An infrastructure for computer system modeling. Computer 35 2 (2002) 59\u201367.","DOI":"10.1109\/2.982917"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Shouvik Bardhan and Daniel\u00a0A Menasc\u00e9. 2014. Predicting the effect of memory contention in multi-core computers using analytic performance models. IEEE Trans. Comput. 64 8 (2014) 2279\u20132292.","DOI":"10.1109\/TC.2014.2361511"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00021"},{"key":"e_1_3_3_1_6_2","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1508.03619 (2015)."},{"key":"e_1_3_3_1_7_2","unstructured":"NAS\u00a0Parallel Benchmarks. 2006. Nas parallel benchmarks. CG and IS (2006)."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.20"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851166"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00021"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Andreas De\u00a0Blanche and Thomas Lundqvist. 2015. Addressing characterization methods for memory contention aware co-scheduling. The Journal of Supercomputing 71 4 (2015) 1451\u20131483.","DOI":"10.1007\/s11227-014-1374-8"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Alexandre Denis Emmanuel Jeannot and Philippe Swartvagher. 2023. Predicting Performance of Communications and Computations under Memory Contention in Distributed HPC Systems. International Journal of Networking and Computing 13 1 (2023) 62\u201391.","DOI":"10.15803\/ijnc.13.1_62"},{"key":"e_1_3_3_1_15_2","unstructured":"Jan Edler. 1994. Dinero IV: Trace-driven uniprocessor cache simulator. http:\/\/www.cs.wisc.edu\/markhill\/DineroIV (1994)."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189214"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00020"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00025"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS.2018.8641631"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Val\u00e9ria\u00a0S Girelli Francis\u00a0B Moreira Matheus\u00a0S Serpa Danilo Carastan-Santos and Philippe\u00a0OA Navaux. 2021. Investigating memory prefetcher performance over parallel applications: From real to simulated. Concurrency and Computation: Practice and Experience 33 18 (2021) e6207.","DOI":"10.1002\/cpe.6207"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Shingo Igarashi Takuro Fukunaga and Takuya Azumi. 2021. Accurate contention-aware scheduling method on clustered many-core platform. Journal of Information Processing 29 (2021) 216\u2013226.","DOI":"10.2197\/ipsjjip.29.216"},{"key":"e_1_3_3_1_22_2","volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual: Volume 3 (System Programming Guide)","author":"Corporation Intel","year":"2023","unstructured":"Intel Corporation. 2023. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual: Volume 3 (System Programming Guide). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html Section 36: Intel\u00ae Processor Trace."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509440"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357556"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716027"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER51413.2022.00058"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8644601"},{"key":"e_1_3_3_1_28_2","unstructured":"Lawrence Livermore National Laboratory. 2017. AMG: Algebraic Multigrid Benchmark (Code-LLNL-738-322). https:\/\/github.com\/LLNL\/AMG. Accessed: 2025-06."},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240315"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"crossref","unstructured":"Shang Li Zhiyuan Yang Dhiraj Reddy Ankur Srivastava and Bruce Jacob. 2020. DRAMsim3: A cycle-accurate thermal-capable DRAM simulator. IEEE Computer Architecture Letters 19 2 (2020) 106\u2013109.","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC51522.2020.9291086"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"N\u00a0Anders Petersson and Bj\u00f6rn Sj\u00f6green. 2015. Wave propagation in anisotropic elastic materials and curvilinear coordinates using a summation-by-parts finite difference method. J. Comput. Phys. 299 (2015) 820\u2013841.","DOI":"10.1016\/j.jcp.2015.07.023"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"crossref","unstructured":"Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. ACM SIGARCH Computer architecture news 41 3 (2013) 475\u2013486.","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"e_1_3_3_1_35_2","first-page":"110","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation: 20th International Conference, SAMOS 2020, Samos, Greece, July 5\u20139, 2020, Proceedings 20","author":"Steiner Lukas","year":"2020","unstructured":"Lukas Steiner, Matthias Jung, Felipe\u00a0S Prado, Kirill Bykov, and Norbert Wehn. 2020. DRAMSys4. 0: a fast and cycle-accurate systemC\/TLM-based DRAM simulator. In Embedded Computer Systems: Architectures, Modeling, and Simulation: 20th International Conference, SAMOS 2020, Samos, Greece, July 5\u20139, 2020, Proceedings 20. Springer, 110\u2013126."},{"key":"e_1_3_3_1_36_2","first-page":"411","volume-title":"Evolving Technologies for Computing, Communication and Smart World: Proceedings of ETCCS 2020","year":"2021","unstructured":"Sukeshini, Priyanka Sharma, Mohit Ved, Janaki Chintalapti, and Supriya\u00a0N Pal. 2021. Big data analytics and machine learning technologies for HPC applications. In Evolving Technologies for Computing, Communication and Smart World: Proceedings of ETCCS 2020. Springer, 411\u2013424."},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835948"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3387902.3392625"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"crossref","unstructured":"Matteo Zini Giorgiomaria Cicero Daniel Casini and Alessandro Biondi. 2022. Profiling and controlling I\/O-related memory contention in COTS heterogeneous platforms. Software: Practice and Experience 52 5 (2022) 1095\u20131113.","DOI":"10.1002\/spe.3053"}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:18Z","timestamp":1769747778000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":38,"alternative-id":["10.1145\/3767110.3767123","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767123","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}