{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T17:39:17Z","timestamp":1769794757264,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,6]]},"DOI":"10.1145\/3767110.3767127","type":"proceedings-article","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:01Z","timestamp":1769747761000},"page":"28-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hierarchical Framework for Multi-node Compute eXpress Link Memory Transactions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0247-3587","authenticated-orcid":false,"given":"Ellis Robinson","family":"Giles","sequence":"first","affiliation":[{"name":"Elex Technologies, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6887-1644","authenticated-orcid":false,"given":"Peter","family":"Varman","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"ARM. 2022. Overview of Arm Transactional memory Extension. https:\/\/developer.arm.com\/documentation\/102873\/0100\/Hardware-Transactional-Memory"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Hillel Avni and Trevor Brown. 2016. PHyTM: Persistent Hybrid Transactional Memory. Proceedings of the VLDB Endowment 10 4 (2016) 409\u2013420.","DOI":"10.14778\/3025111.3025122"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_41"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00046"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Andreas Chatzistergiou Marcelo Cintra and Stratis\u00a0D Viglas. 2015. Rewind: Recovery write-ahead system for in-memory non-volatile data-structures. Proceedings of the VLDB Endowment 8 5 (2015) 497\u2013508.","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","unstructured":"Debendra Das\u00a0Sharma Robert Blankenship and Daniel Berger. 2024. An Introduction to the Compute Express Link (CXL) Interconnect. ACM Comput. Surv. (jun 2024). 10.1145\/3669900Just Accepted.","DOI":"10.1145\/3669900"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","unstructured":"Dave Dice Maurice Herlihy and Alex Kogan. 2018. Improving Parallelism in Hardware Transactional Memory. ACM Trans. Archit. Code Optim. 15 1 Article 9 (mar 2018) 24\u00a0pages. 10.1145\/3177962","DOI":"10.1145\/3177962"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446055"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3295714"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Chao Fu Li Wan and Jun Han. 2022. LosaTM: A Hardware Transactional Memory Integrated With a Low-Overhead Scenario-Awareness Conflict Manager. IEEE Transactions on Parallel and Distributed Systems 33 12 (2022) 4849\u20134862.","DOI":"10.1109\/TPDS.2022.3206777"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482806"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208276"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087589"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3092255.3092270"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240305"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/SCW63240.2024.00138"},{"key":"e_1_3_3_2_21_2","first-page":"287","volume-title":"2022 USENIX Annual Technical Conference (USENIX ATC 22)","author":"Gouk Donghyun","year":"2022","unstructured":"Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct Access, High-Performance Memory Disaggregation with DirectCXL. In 2022 USENIX Annual Technical Conference (USENIX ATC 22). USENIX Association, Carlsbad, CA, 287\u2013294. https:\/\/www.usenix.org\/conference\/atc22\/presentation\/gouk"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.5555\/1855056"},{"key":"e_1_3_3_2_23_2","volume-title":"Intel Architecture Instruction Set Extensions Programming Reference","author":"Corporation Intel","year":"2012","unstructured":"Intel Corporation. 2012. Intel Transactional Synchronization Extensions. In Intel Architecture Instruction Set Extensions Programming Reference. Chapter\u00a08. http:\/\/software.intel.com\/."},{"key":"e_1_3_3_2_24_2","unstructured":"Intel Corporation. 2014. Intel Architecture Instruction Set Extensions Programming Reference. http:\/\/software.intel.com\/."},{"key":"e_1_3_3_2_25_2","unstructured":"Intel Corporation. 2022. \"Intel 64 and IA-32 Architectures Software Developer Manual\". http:\/\/www.software.intel.com\/."},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00051"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00045"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"key":"e_1_3_3_2_29_2","volume-title":"Proceedings of the 2020 USENIX Annual Technical Conference (USENIX ATC \u201920)","author":"Keahey Kate","year":"2020","unstructured":"Kate Keahey, Jason Anderson, Zhuo Zhen, Pierre Riteau, Paul Ruth, Dan Stanzione, Mert Cevik, Jacob Colleran, Haryadi\u00a0S. Gunawi, Cody Hammock, Joe Mambretti, Alexander Barnes, Fran\u00e7ois Halbach, Alex Rocha, and Joe Stubbs. 2020. Lessons Learned from the Chameleon Testbed. In Proceedings of the 2020 USENIX Annual Technical Conference (USENIX ATC \u201920). USENIX Association."},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","unstructured":"H.\u00a0Q. Le G.\u00a0L. Guthrie D.\u00a0E. Williams M.\u00a0M. Michael B.\u00a0G. Frey W.\u00a0J. Starke C. May R. Odaira and T. Nakaike. 2015. Transactional memory support in the IBM POWER8 processor. IBM Journal of Research and Development 59 1 (2015) 8:1\u20138:14. 10.1147\/JRD.2014.2380199","DOI":"10.1147\/JRD.2014.2380199"},{"key":"e_1_3_3_2_31_2","unstructured":"Alberto Lerner and Gustavo Alonso. 2024. CXL and the Return of Scale-Up Database Engines. arxiv:https:\/\/arXiv.org\/abs\/2401.01150"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00023"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446072"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665712"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","unstructured":"Libei Pu Kshitij\u00a0A. Doshi Ellis\u00a0R. Giles and Peter\u00a0J. Varman. 2016. Non-Intrusive Persistence with a Backend NVM Controller. IEEE Computer Architecture Letters 15 1 (Jan 2016) 29\u201332. 10.1109\/LCA.2015.2443105","DOI":"10.1109\/LCA.2015.2443105"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3615979.3656059"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","unstructured":"P. Rosenfeld E. Cooper-Balis and B. Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. Computer Architecture Letters 10 1 (2011) 16\u201319. 10.1109\/L-CA.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_3_2_46_2","unstructured":"Das Sharma and Ishwar Agarwal. 2024. Compute Express Link 3.0 White Paper. https:\/\/computeexpresslink.org\/wp-content\/uploads\/2023\/12\/CXL_3.0_white-paper_FINAL.pdf"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.5555\/AAI29120077"},{"key":"e_1_3_3_2_48_2","first-page":"61","volume-title":"Proceedings of 9th Usenix Conference on File and Storage Technologies","author":"Venkatraman S.","year":"2011","unstructured":"S. Venkatraman, N. Tolia, P. Ranganathan, and R.\u00a0H. Campbell. 2011. Consistent and Durable Data Structures for Non-volatile Byte Addressable Memory. In Proceedings of 9th Usenix Conference on File and Storage Technologies (San Jose, CA, USA). ACM Press, 61\u201376."},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00017"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","unstructured":"Z. Wang H. Yi R. Liu M. Dong and H. Chen. 2015. Persistent Transactional Memory. IEEE Computer Architecture Letters 14 1 (Jan 2015) 58\u201361. 10.1109\/LCA.2014.2329832","DOI":"10.1109\/LCA.2014.2329832"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613135"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3704304.3704316"},{"key":"e_1_3_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470451"}],"event":{"name":"MemSys '25: International Symposium on Memory Systems","location":"Washington USA","acronym":"MemSys '25"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767110.3767127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:36:08Z","timestamp":1769747768000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767110.3767127"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,6]]},"references-count":56,"alternative-id":["10.1145\/3767110.3767127","10.1145\/3767110"],"URL":"https:\/\/doi.org\/10.1145\/3767110.3767127","relation":{},"subject":[],"published":{"date-parts":[[2025,10,6]]},"assertion":[{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}