{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T13:05:37Z","timestamp":1780664737413,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":142,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101077577"],"award-info":[{"award-number":["101077577"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018699","name":"HORIZON EUROPE Digital, Industry and Space","doi-asserted-by":"publisher","award":["101140087"],"award-info":[{"award-number":["101140087"]}],"id":[{"id":"10.13039\/100018699","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["16KISK002"],"award-info":[{"award-number":["16KISK002"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1145\/3767295.3803577","type":"proceedings-article","created":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T20:20:04Z","timestamp":1777062004000},"page":"328-349","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Proteus: Heterogeneous FPGA Virtualization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0824-3818","authenticated-orcid":false,"given":"Felix","family":"Gust","sequence":"first","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5096-1630","authenticated-orcid":false,"given":"Shu","family":"Anzai","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0968-3357","authenticated-orcid":false,"given":"Charalampos","family":"Mainas","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5439-4357","authenticated-orcid":false,"given":"Atsushi","family":"Koshiba","sequence":"additional","affiliation":[{"name":"Tokyo University of Science, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3220-5735","authenticated-orcid":false,"given":"Pramod","family":"Bhatotia","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,4,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_2_1","volume-title":"Advanced Micro Devices. [n. d.]. XRT Native APIs. https:\/\/xilinx.github.io\/XRT\/master\/html\/xrt_native_apis.html. [Last accessed","author":"Inc.","year":"2026","unstructured":"Inc. Advanced Micro Devices. [n. d.]. XRT Native APIs. https:\/\/xilinx.github.io\/XRT\/master\/html\/xrt_native_apis.html. [Last accessed: March 24, 2026]."},{"key":"e_1_3_2_1_3_1","volume-title":"Firecracker: Lightweight Virtualization for Serverless Applications. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20)","author":"Agache Alexandra","year":"2020","unstructured":"Alexandra Agache, Marc Brooker, Alexandra Iordache, Anthony Liguori, Rolf Neugebauer, Phil Piwonka, and Diana-Maria Popa. 2020. Firecracker: Lightweight Virtualization for Serverless Applications. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20). USENIX Association, Santa Clara, CA, 419\u2013434. https:\/\/www.usenix.org\/conference\/nsdi20\/presentation\/agache"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"key":"e_1_3_2_1_5_1","volume-title":"Amazon EC2 F2 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f2. Last accessed","year":"2026","unstructured":"Amazon. [n.d.]. Amazon EC2 F2 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f2. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_6_1","volume-title":"Overlapping Data Transfers with Kernel Computation. https:\/\/docs.amd.com\/r\/en-US\/ug1700-vitis-accelerated-data-center\/Overlapping-Data-Transfers-with-Kernel-Computation. Last accessed","author":"AMD.","year":"2026","unstructured":"AMD. [n.d.]. Overlapping Data Transfers with Kernel Computation. https:\/\/docs.amd.com\/r\/en-US\/ug1700-vitis-accelerated-data-center\/Overlapping-Data-Transfers-with-Kernel-Computation. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_7_1","volume-title":"U280 Gen3x16 XDMA base_1 Platform. https:\/\/docs.amd.com\/r\/en-US\/ug1120-alveo-platforms\/U280-Gen3x16-XDMA-base_1-Platform. Last accessed","author":"AMD.","year":"2026","unstructured":"AMD. [n.d.]. U280 Gen3x16 XDMA base_1 Platform. https:\/\/docs.amd.com\/r\/en-US\/ug1120-alveo-platforms\/U280-Gen3x16-XDMA-base_1-Platform. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_8_1","volume-title":"U50 Gen3x16 XDMA base_5 Platform. https:\/\/docs.amd.com\/r\/en-US\/ug1120-alveo-platforms\/U50-Gen3x16-XDMA-base_5-Platform. Last accessed","author":"AMD.","year":"2026","unstructured":"AMD. [n.d.]. U50 Gen3x16 XDMA base_5 Platform. https:\/\/docs.amd.com\/r\/en-US\/ug1120-alveo-platforms\/U50-Gen3x16-XDMA-base_5-Platform. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_9_1","volume-title":"List scheduling algorithm for heterogeneous systems by an optimistic cost table","author":"Arabnejad Hamid","year":"2013","unstructured":"Hamid Arabnejad and Jorge G Barbosa. 2013. List scheduling algorithm for heterogeneous systems by an optimistic cost table. IEEE transactions on parallel and distributed systems 25, 3 (2013), 682\u2013694."},{"key":"e_1_3_2_1_10_1","volume-title":"Arax codebase. https:\/\/github.com\/CARV-ICS-FORTH\/arax. Last accessed","author":"Architecture Computer","year":"2026","unstructured":"Computer Architecture and VLSI Systems (CARV) Laboratory. [n.d.]. Arax codebase. https:\/\/github.com\/CARV-ICS-FORTH\/arax. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656019.3676944"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.1264795"},{"key":"e_1_3_2_1_15_1","volume-title":"A VHDL primer","author":"Bhasker Jayaram","unstructured":"Jayaram Bhasker. 1992. A VHDL primer. Prentice-Hall."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.89"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/647923.741195"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176316"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3039858"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387555"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3502181.3531462"},{"key":"e_1_3_2_1_23_1","volume-title":"2024 USENIX Annual Technical Conference (USENIX ATC 24)","author":"Chen Jiyang","year":"2024","unstructured":"Jiyang Chen, Harshavardhan Unnibhavi, Atsushi Koshiba, and Pramod Bhatotia. 2024. vFPIO: A Virtual I\/O Abstraction for FPGA-accelerated I\/O Devices. In 2024 USENIX Annual Technical Conference (USENIX ATC 24). USENIX Association, Santa Clara, CA, 1167\u20131184. https:\/\/www.usenix.org\/conference\/atc24\/presentation\/chen-jiyang"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176537"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485945"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_28_1","volume-title":"Alibaba Cloud FPGA Instances. https:\/\/www.alibabacloud.com\/help\/en\/doc-detail\/108504.html. Last accessed","author":"Cloud Alibaba","year":"2026","unstructured":"Alibaba Cloud. [n.d.]. Alibaba Cloud FPGA Instances. https:\/\/www.alibabacloud.com\/help\/en\/doc-detail\/108504.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_29_1","volume-title":"Create an ASIC-accelerated cluster. https:\/\/www.alibabacloud.com\/help\/en\/ack\/ack-managed-and-ack-dedicated\/user-guide\/create-a-managed-asic-accelerated-cluster. Last accessed","author":"Cloud Alibaba","year":"2026","unstructured":"Alibaba Cloud. [n.d.]. Create an ASIC-accelerated cluster. https:\/\/www.alibabacloud.com\/help\/en\/ack\/ack-managed-and-ack-dedicated\/user-guide\/create-a-managed-asic-accelerated-cluster. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_30_1","volume-title":"GPU platforms. https:\/\/cloud.google.com\/compute\/docs\/gpus. Last accessed","author":"Cloud Google","year":"2026","unstructured":"Google Cloud. [n.d.]. GPU platforms. https:\/\/cloud.google.com\/compute\/docs\/gpus. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_31_1","volume-title":"LXC - Linux Containers. https:\/\/github.com\/lxc\/lxc. Last accessed","author":"Linux","year":"2026","unstructured":"Linux container projects. [n.d.]. LXC - Linux Containers. https:\/\/github.com\/lxc\/lxc. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_32_1","volume-title":"NVIDIA Multi-Instance GPU. https:\/\/www.nvidia.com\/en-us\/technologies\/multi-instance-gpu\/. Last accessed","author":"NVIDIA Corporation","year":"2026","unstructured":"NVIDIA Corporation. [n.d.]. NVIDIA Multi-Instance GPU. https:\/\/www.nvidia.com\/en-us\/technologies\/multi-instance-gpu\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3229767"},{"key":"e_1_3_2_1_34_1","volume-title":"What is a Container? https:\/\/www.docker.com\/resources\/what-container\/. Last accessed","year":"2026","unstructured":"Docker. [n.d.]. What is a Container? https:\/\/www.docker.com\/resources\/what-container\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_35_1","volume-title":"ECOS: An SOCP solver for embedded systems. In in European Control Converence.","author":"Domahidi Er","year":"2013","unstructured":"Er Domahidi, Eric Chu, and Stephen Boyd. 2013. ECOS: An SOCP solver for embedded systems. In in European Control Converence."},{"key":"e_1_3_2_1_36_1","volume-title":"Deep learning-enabled medical computer vision. npj Digital Medicine","author":"Esteva Andre","year":"2021","unstructured":"Andre Esteva, Kat Chou, Serena Yeung, Nikhil Naik, Ali Madani, Ali Mottaghi, Yun Liu, Eric Topol, Jeff Dean, and Richard Socher. 2021. Deep learning-enabled medical computer vision. npj Digital Medicine (2021)."},{"key":"e_1_3_2_1_37_1","volume-title":"Accelerator Functional Unit Developer's Guide for Intel FPGA Programmable Acceleration Card. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/bfr1522087299048.html. Last accessed","author":"Intel FPGA.","year":"2026","unstructured":"Intel FPGA. [n.d.]. Accelerator Functional Unit Developer's Guide for Intel FPGA Programmable Acceleration Card. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/bfr1522087299048.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_38_1","volume-title":"Intel FPGA Add-on for oneAPI Base Toolkit. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/fpga.html. Last accessed","author":"Intel FPGA.","year":"2026","unstructured":"Intel FPGA. [n.d.]. Intel FPGA Add-on for oneAPI Base Toolkit. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/fpga.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_39_1","volume-title":"Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/mwh1391807965224.html. Last accessed","author":"Intel FPGA.","year":"2026","unstructured":"Intel FPGA. [n.d.]. Intel FPGA SDK for OpenCL Pro Edition: Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/mwh1391807965224.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_40_1","volume-title":"Quartus Prime Design Software. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-tools\/quartus-prime.html. Last accessed","author":"Intel FPGA.","year":"2026","unstructured":"Intel FPGA. [n.d.]. Quartus Prime Design Software. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-tools\/quartus-prime.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/795689.797878"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716277"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3712285.3759785"},{"key":"e_1_3_2_1_45_1","volume-title":"Cloud Tensor Processing Units (TPUs). https:\/\/cloud.google.com\/tpu. Last accessed","year":"2026","unstructured":"Google. [n.d.]. Cloud Tensor Processing Units (TPUs). https:\/\/cloud.google.com\/tpu. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_46_1","volume-title":"The next wave of Google Cloud infrastructure innovation. https:\/\/cloud.google.com\/blog\/products\/compute\/introducing-c3-machines-with-googles-custom-intel-ipu. Last accessed","year":"2026","unstructured":"Google. [n.d.]. The next wave of Google Cloud infrastructure innovation. https:\/\/cloud.google.com\/blog\/products\/compute\/introducing-c3-machines-with-googles-custom-intel-ipu. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3567955.3567962"},{"key":"e_1_3_2_1_48_1","volume-title":"OpenCL API Headers. https:\/\/github.com\/KhronosGroup\/OpenCL-Headers. Last accessed","author":"Khronos Group","year":"2026","unstructured":"Khronos Group. [n.d.]. OpenCL API Headers. https:\/\/github.com\/KhronosGroup\/OpenCL-Headers. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_49_1","volume-title":"The OpenCL Specification. https:\/\/www.khronos.org\/registry\/OpenCL\/specs\/3.0-unified\/html\/OpenCL_API.html. Last accessed","author":"Khronos Group","year":"2026","unstructured":"Khronos Group. [n.d.]. The OpenCL Specification. https:\/\/www.khronos.org\/registry\/OpenCL\/specs\/3.0-unified\/html\/OpenCL_API.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218718"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.75"},{"key":"e_1_3_2_1_52_1","volume-title":"SemperOS: A Distributed Capability System. In 2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Hille Matthias","year":"2019","unstructured":"Matthias Hille, Nils Asmussen, Pramod Bhatotia, and Hermann H\u00e4rtig. 2019. SemperOS: A Distributed Capability System. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 709\u2013722. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/hille"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3409963.3410487"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2009.2028039"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3075765"},{"key":"e_1_3_2_1_56_1","volume-title":"InAccel FPGA orchestrator. https:\/\/inaccel.com\/fpga-manager\/. Last accessed","year":"2026","unstructured":"InAccel. [n.d.]. InAccel FPGA orchestrator. https:\/\/inaccel.com\/fpga-manager\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_57_1","volume-title":"https:\/\/www.docker.com\/products\/docker-hub\/. Last accessed","author":"Docker Inc. [n.d.]. Docker Hub.","year":"2026","unstructured":"Docker Inc. [n.d.]. Docker Hub. https:\/\/www.docker.com\/products\/docker-hub\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_58_1","volume-title":"https:\/\/github.com\/kubernetes\/kubernetes. Last accessed","author":"Google Inc. [n.d.]. Kubernetes (k8s).","year":"2026","unstructured":"Google Inc. [n.d.]. Kubernetes (k8s). https:\/\/github.com\/kubernetes\/kubernetes. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_59_1","volume-title":"Intel FPGA SDK for OpenCL BSP Support Center Resources. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/programmable\/support-resources\/design-guidance\/opencl-bsp-support.html. Last accessed","year":"2026","unstructured":"Intel. [n.d.]. Intel FPGA SDK for OpenCL BSP Support Center Resources. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/programmable\/support-resources\/design-guidance\/opencl-bsp-support.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_60_1","volume-title":"Intel Stratix 10 GX FPGA Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/stratix\/10-gx.html. Last accessed","year":"2026","unstructured":"Intel. [n.d.]. Intel Stratix 10 GX FPGA Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/stratix\/10-gx.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_61_1","unstructured":"Intel. [n.d.]. Partitioning Buffers Across Different Memory Types (Heterogeneous Memory). https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/oneapi-fpga-add-on\/optimization-guide\/2023-0\/partition-buffer-diff-mem.html. Last accessed: March 24 2026."},{"key":"e_1_3_2_1_62_1","volume-title":"Partitioning Buffers Across Multiple Interfaces of the Same Memory Type. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683846\/22-2\/partitioning-buffers-across-multiple.html. Last accessed","year":"2026","unstructured":"Intel. [n.d.]. Partitioning Buffers Across Multiple Interfaces of the Same Memory Type. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683846\/22-2\/partitioning-buffers-across-multiple.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613175"},{"key":"e_1_3_2_1_64_1","unstructured":"Chenglu Jin Vasudev Gohil Ramesh Karri and Jeyavijayan Rajendran. 2020. Security of Cloud FPGAs: A Survey. arXiv:2005.04867 [cs.CR] https:\/\/arxiv.org\/abs\/2005.04867"},{"key":"e_1_3_2_1_65_1","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Khawaja Ahmed","unstructured":"Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J. Rossbach. 2018. Sharing, Protection, and Compatibility for Reconfigurable Fabric with AmorphOS. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). USENIX Association, Carlsbad, CA, 107\u2013127. https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/khawaja"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3039902.3039913"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296979.3192379"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"e_1_3_2_1_69_1","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs?. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 991\u20131010. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609510.3609812"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3772052.3772226"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456248"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3690323"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3469660"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582048"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387547"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840303"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/439141"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3458062"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375320"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716259"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2840686"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451167"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3731545.3731582"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132763"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00044"},{"key":"e_1_3_2_1_89_1","volume-title":"NP size series - Azure Virtual Machines. https:\/\/leam.microsott.com\/en-us\/azure\/virtual-machmes\/sizes\/fpga-accelerated\/np-series. Last accessed","year":"2026","unstructured":"Microsoft. [n.d.]. NP size series - Azure Virtual Machines. https:\/\/leam.microsott.com\/en-us\/azure\/virtual-machmes\/sizes\/fpga-accelerated\/np-series. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3698038.3698518"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.015"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.5555\/3488766.3488793"},{"key":"e_1_3_2_1_93_1","unstructured":"Open FPGA Stack (OFS). [n.d.]. Introduction to oneAPI Accelerator Support Package (ASP). https:\/\/ofs.github.io\/ofs-2024.2-1\/hw\/common\/reference_manual\/oneapi_asp\/oneapi_asp_ref_mnl\/#15-introduction-to-oneapi-accelerator-support-packageasp. Last accessed: March 24 2026."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3542929.3563467"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311336"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.5555\/795691.797927"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523719"},{"key":"e_1_3_2_1_99_1","unstructured":"Patrick Sabanic Masanori Misono Teofil Bodea Julian Pritzi Michael Hackl Dimitrios Stavrakakis and Pramod Bhatotia. 2025. Confidential Serverless Computing. arXiv:2504.21518 [cs.CR] https:\/\/arxiv.org\/abs\/2504.21518"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.40"},{"key":"e_1_3_2_1_101_1","volume-title":"Deep Dive on Amazon EC2 VT1 Instances. https:\/\/aws.amazon.com\/blogs\/compute\/deep-dive-on-amazon-ec2-vt1-instances\/. Last accessed","author":"Services Amazon Web","year":"2026","unstructured":"Amazon Web Services. [n.d.]. Deep Dive on Amazon EC2 VT1 Instances. https:\/\/aws.amazon.com\/blogs\/compute\/deep-dive-on-amazon-ec2-vt1-instances\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/3491238"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1186\/S40537-014-0008-6"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_3_2_1_105_1","volume-title":"Cntr: Lightweight OS Containers. In 2018 USENIX Annual Technical Conference (USENIX ATC 18)","author":"Thalheim J\u00f6rg","year":"2018","unstructured":"J\u00f6rg Thalheim, Pramod Bhatotia, Pedro Fonseca, and Baris Kasikci. 2018. Cntr: Lightweight OS Containers. In 2018 USENIX Annual Technical Conference (USENIX ATC 18). USENIX Association, Boston, MA, 199\u2013212. https:\/\/www.usenix.org\/conference\/atc18\/presentation\/thalheim"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519589"},{"key":"e_1_3_2_1_107_1","volume-title":"The Verilog Hardware Description Language","author":"Thomas Donald","unstructured":"Donald Thomas and Philip Moorby. 1991. The Verilog Hardware Description Language. Springer Science & Business Media."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-015-0030-3"},{"key":"e_1_3_2_1_110_1","volume-title":"https:\/\/vmaccel.com\/solutions\/. Last accessed","author":"Cloud FPGA","year":"2026","unstructured":"VMAccel. [n.d.]. FPGA Cloud. https:\/\/vmaccel.com\/solutions\/. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"e_1_3_2_1_113_1","volume-title":"19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22)","author":"Weng Qizhen","year":"2022","unstructured":"Qizhen Weng, Wencong Xiao, Yinghao Yu, Wei Wang, Cheng Wang, Jian He, Yong Li, Liping Zhang, Wei Lin, and Yu Ding. 2022. {MLaaS} in the wild: Workload analysis and scheduling in {Large-Scale} heterogeneous {GPU} clusters. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22). 945\u2013960."},{"key":"e_1_3_2_1_114_1","volume-title":"Orchestrating the Deployment of Computations in the Cloud with Conductor. In 9th USENIX Symposium on Networked Systems Design and Implementation (NSDI 12)","author":"Wieder Alexander","year":"2012","unstructured":"Alexander Wieder, Parmod Bhatotia, Ansley Post, and Rodrigo Rodrigues. 2012. Orchestrating the Deployment of Computations in the Cloud with Conductor. In 9th USENIX Symposium on Networked Systems Design and Implementation (NSDI 12). USENIX Association, San Jose, CA, 367\u2013381. https:\/\/www.usenix.org\/conference\/nsdi12\/technical-sessions\/presentation\/wieder"},{"key":"e_1_3_2_1_115_1","volume-title":"Proceedings of the 8th USENIX Conference on Hot Topics in Cloud Computing","author":"Williams Dan","year":"2016","unstructured":"Dan Williams and Ricardo Koller. 2016. Unikernel Monitors: Extending Minimalism Outside of the Box. In Proceedings of the 8th USENIX Conference on Hot Topics in Cloud Computing (Denver, CO) (HotCloud'16). USENIX Association, USA, 71\u201376."},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.14778\/3565838.3565842"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502369"},{"key":"e_1_3_2_1_119_1","volume-title":"Alveo U280 Data Center Accelerator Card Data Sheet. https:\/\/docs.amd.com\/r\/en-US\/ds963-u280\/Summary. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Alveo U280 Data Center Accelerator Card Data Sheet. https:\/\/docs.amd.com\/r\/en-US\/ds963-u280\/Summary. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_120_1","volume-title":"Alveo V80 Compute Accelerator. https:\/\/www.amd.com\/en\/products\/accelerators\/alveo\/v80.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Alveo V80 Compute Accelerator. https:\/\/www.amd.com\/en\/products\/accelerators\/alveo\/v80.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_121_1","volume-title":"AMD Alveo U50 Data Center Accelerator Card. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u50.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. AMD Alveo U50 Data Center Accelerator Card. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u50.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_122_1","volume-title":"AMD Alveo U55C High Performance Compute Card. https:\/\/www.amd.com\/en\/products\/accelerators\/alveo\/u55c\/a-u55c-p00g-pq-g.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. AMD Alveo U55C High Performance Compute Card. https:\/\/www.amd.com\/en\/products\/accelerators\/alveo\/u55c\/a-u55c-p00g-pq-g.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_123_1","volume-title":"Data Center Acceleration Using Vitis User Guide (UG1700): HLS Synthesis Report. https:\/\/docs.amd.com\/r\/en-US\/ug1700-vitis-accelerated-data-center\/HLS-Synthesis-Report. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Data Center Acceleration Using Vitis User Guide (UG1700): HLS Synthesis Report. https:\/\/docs.amd.com\/r\/en-US\/ug1700-vitis-accelerated-data-center\/HLS-Synthesis-Report. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_124_1","volume-title":"Vitis Accel Examples. https:\/\/github.com\/Xilinx\/Vitis_Accel_Examples. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vitis Accel Examples. https:\/\/github.com\/Xilinx\/Vitis_Accel_Examples. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_125_1","volume-title":"Vitis Commands and Utilities - Vitis Reference Guide (UG1702). https:\/\/docs.amd.com\/r\/en-US\/ug1702-vitis-accelerated-reference\/Vitis-Commands-and-Utilities. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vitis Commands and Utilities - Vitis Reference Guide (UG1702). https:\/\/docs.amd.com\/r\/en-US\/ug1702-vitis-accelerated-reference\/Vitis-Commands-and-Utilities. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_126_1","volume-title":"Vitis High-Level Synthesis User Guide (UG1399): Implementation Report. https:\/\/docs.amd.com\/r\/en-US\/ug1399-vitis-hls\/Implementation-Report. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vitis High-Level Synthesis User Guide (UG1399): Implementation Report. https:\/\/docs.amd.com\/r\/en-US\/ug1399-vitis-hls\/Implementation-Report. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_127_1","volume-title":"Vitis Reference Guide (UG1702) - xclbinutil Utility. https:\/\/docs.amd.com\/r\/en-US\/ug1702-vitis-accelerated-reference\/xclbinutil-Utility. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vitis Reference Guide (UG1702) - xclbinutil Utility. https:\/\/docs.amd.com\/r\/en-US\/ug1702-vitis-accelerated-reference\/xclbinutil-Utility. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_128_1","volume-title":"Using Multiple DDR Banks. https:\/\/docs.amd.com\/r\/en-US\/Vitis-Tutorials-Vitis-Hardware-Acceleration\/Using-Multiple-DDR-Banks?tocId=IWhuAHv~GOwMcd70TkINxg. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vitis Tutorials: Hardware Acceleration (XD099), Using Multiple DDR Banks. https:\/\/docs.amd.com\/r\/en-US\/Vitis-Tutorials-Vitis-Hardware-Acceleration\/Using-Multiple-DDR-Banks?tocId=IWhuAHv~GOwMcd70TkINxg. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_129_1","volume-title":"Vivado ML Edition. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Vivado ML Edition. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_130_1","volume-title":"Xilinx Base Runtime. https:\/\/github.com\/Xilinx\/Xilinx_Base_Runtime. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Xilinx Base Runtime. https:\/\/github.com\/Xilinx\/Xilinx_Base_Runtime. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_131_1","volume-title":"Xilinx OpenCL extension. https:\/\/xilinx.github.io\/XRT\/master\/html\/opencl_extension.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. Xilinx OpenCL extension. https:\/\/xilinx.github.io\/XRT\/master\/html\/opencl_extension.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_132_1","volume-title":"XRT and Vitis Platform Overview. https:\/\/xilinx.github.io\/XRT\/master\/html\/platforms.html. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. XRT and Vitis Platform Overview. https:\/\/xilinx.github.io\/XRT\/master\/html\/platforms.html. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_133_1","volume-title":"XRT Native APIs - Buffer allocation and deallocation. https:\/\/xilinx.github.io\/XRT\/master\/html\/xrt_native_apis.html#buffer-allocation-and-deallocation. Last accessed","author":"Xilinx AMD","year":"2026","unstructured":"AMD Xilinx. [n.d.]. XRT Native APIs - Buffer allocation and deallocation. https:\/\/xilinx.github.io\/XRT\/master\/html\/xrt_native_apis.html#buffer-allocation-and-deallocation. Last accessed: March 24, 2026."},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00028"},{"key":"e_1_3_2_1_135_1","volume-title":"11th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud 19)","author":"Young Ethan G.","unstructured":"Ethan G. Young, Pengfei Zhu, Tyler Caraza-Harter, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. 2019. The True Cost of Containing: A gVisor Case Study. In 11th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud 19). USENIX Association, Renton, WA. https:\/\/www.usenix.org\/conference\/hotcloud19\/presentation\/young"},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378466"},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"e_1_3_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"e_1_3_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"}],"event":{"name":"EUROSYS '26: 21st European Conference on Computer Systems","location":"McEwan Hall\/The University of Edinburgh Edinburgh Scotland UK","acronym":"EUROSYS '26","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 21st European Conference on Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3767295.3803577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T12:15:35Z","timestamp":1780661735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3767295.3803577"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,26]]},"references-count":142,"alternative-id":["10.1145\/3767295.3803577","10.1145\/3767295"],"URL":"https:\/\/doi.org\/10.1145\/3767295.3803577","relation":{},"subject":[],"published":{"date-parts":[[2026,4,26]]},"assertion":[{"value":"2026-04-26","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}