{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T22:27:16Z","timestamp":1770848836240,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","funder":[{"name":"ANR","award":["ANR-20- CE25-0010"],"award-info":[{"award-number":["ANR-20- CE25-0010"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,9,28]]},"DOI":"10.1145\/3768617.3770732","type":"proceedings-article","created":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T22:00:56Z","timestamp":1770847256000},"page":"36-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploring Cache Policies on FPGA-Accelerated Simulations: Tradeoffs Between Usability and Simulation Speed"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1627-7309","authenticated-orcid":false,"given":"Soraya","family":"Mobaraki","sequence":"first","affiliation":[{"name":"LIRMM, University of Montpellier, CNRS, LIRMM, University of Montpellier, CNRS, Montpellier, occitanie, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4811-6777","authenticated-orcid":false,"given":"Thierry","family":"Gil","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5807-5070","authenticated-orcid":false,"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5510-4152","authenticated-orcid":false,"given":"David","family":"Novo","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"F3CAS simulator GitLab repository","author":"ADAC Research Group","year":"2025","unstructured":"ADAC Research Group. F3CAS simulator GitLab repository, 2025. Available: https:\/\/www.gite.hrmm\/adac\/f3cas."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the Design Automation Conference (DAC)","author":"Amid A.","year":"2020","unstructured":"A. Amid, D. Biancolin, A. Gonzalez, D. Grubb, S. Karandikar, H. Liew, A. Magyar, H. Mao, A. Ou, N. Pemberton, et al. Chipyard: An integrated SoC research and implementation environment. In Proceedings of the Design Automation Conference (DAC), 2020."},{"key":"e_1_3_2_1_3_1","volume-title":"The rocket chip generator. EECS Department","author":"Asanovic K.","year":"2016","unstructured":"K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, et al. The rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17, 2016."},{"key":"e_1_3_2_1_4_1","volume-title":"A study of replacement algorithms for a virtual-storage computer. IBM Systems journal","author":"Belady L. A.","year":"1966","unstructured":"L. A. Belady. A study of replacement algorithms for a virtual-storage computer. IBM Systems journal, 1966."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293894"},{"key":"e_1_3_2_1_6_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news","author":"Binkert N.","year":"2011","unstructured":"N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, et al. The gem5 simulator. ACM SIGARCH computer architecture news, 2011."},{"key":"e_1_3_2_1_7_1","unstructured":"ChampSim. ChampSim. https:\/\/github.com\/ChampSim\/ChampSim. Accessed: 2024-04-10."},{"key":"e_1_3_2_1_8_1","author":"Chung E. S.","year":"2009","unstructured":"E. S. Chung, M. K. Papamichael, E. Nurvitadhi, J. C. Hoe, K. Mai, and B. Falsafi. ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2009.","journal-title":"ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_2_1_9_1","volume-title":"The 2nd Cache Replacement Championship. (2017). [Online]. Available: http:\/\/crc2.ece.tamu.edu\/. Accessed: 2024-04-12","unstructured":"crc2. The 2nd Cache Replacement Championship. (2017). [Online]. Available: http:\/\/crc2.ece.tamu.edu\/. Accessed: 2024-04-12."},{"key":"e_1_3_2_1_10_1","volume-title":"The championship simulator: Architectural simulation for education and competition. arXiv preprint arXiv:2210.14324","author":"Gober N.","year":"2022","unstructured":"N. Gober, G. Chacon, L. Wang, P. V. Gratz, D. A. Jimenez, E. Teran, S. Pugsley, and J. Kim. The championship simulator: Architectural simulation for education and competition. arXiv preprint arXiv:2210.14324, 2022."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_2_1_12_1","volume-title":"High performance cache replacement using re-reference interval prediction (RRIP). ACM SIGARCH computer architecture news","author":"Jaleel A.","year":"2010","unstructured":"A. Jaleel, K. B. Theobald, S. C. Steely Jr, and J. Emer. High performance cache replacement using re-reference interval prediction (RRIP). ACM SIGARCH computer architecture news, 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_14_1","volume-title":"SPEC CPU 2017 Benchmark Suite. https:\/\/www.spec.org\/cpu2017\/. Accessed: 2024-04-28","unstructured":"spec2017. SPEC CPU 2017 Benchmark Suite. https:\/\/www.spec.org\/cpu2017\/. Accessed: 2024-04-28."},{"key":"e_1_3_2_1_15_1","volume-title":"Haps fpga-based prototyping systems","author":"Synopsys Inc.","year":"2007","unstructured":"Synopsys Inc. Haps fpga-based prototyping systems, 2007. Available: https:\/\/www.synopsys.com\/verification\/prototyping.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815999"},{"key":"e_1_3_2_1_17_1","volume-title":"The BEE2: A high-end reconfigurable computing system","author":"Wawrzynek J.","year":"2005","unstructured":"J. Wawrzynek, H. Wu, Y. Lee, D. Patterson, et al. The BEE2: A high-end reconfigurable computing system. IEEE Design & Test of Computers, 2005."},{"key":"e_1_3_2_1_18_1","volume-title":"RAMP: Research accelerator for multiple processors","author":"Wawrzynek J.","year":"2007","unstructured":"J. Wawrzynek, D. Patterson, M. Oskin, S.-L. Lu, C. Kozyrakis, J. C. Hoe, D. Chiou, and K. Asanovic. RAMP: Research accelerator for multiple processors. IEEE Micro, 2007."}],"event":{"name":"RSP '25: 36th International Workshop on Rapid System Prototyping","location":"Taipei Taiwan","acronym":"RSP '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 36th International Workshop on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3768617.3770732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T22:01:06Z","timestamp":1770847266000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3768617.3770732"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,28]]},"references-count":18,"alternative-id":["10.1145\/3768617.3770732","10.1145\/3768617"],"URL":"https:\/\/doi.org\/10.1145\/3768617.3770732","relation":{},"subject":[],"published":{"date-parts":[[2025,9,28]]},"assertion":[{"value":"2026-02-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}