{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:53:08Z","timestamp":1781193188270,"version":"3.54.1"},"reference-count":232,"publisher":"Association for Computing Machinery (ACM)","issue":"4","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2026,3,31]]},"abstract":"<jats:p>Graph neural networks (GNNs) have significantly advanced learning and predictive tasks in many domains like social networks and biology. Given the inherent graph structure of integrated circuits (ICs), GNNs have also shown strong results for various IC-related tasks. Here, we review GNN methodologies across three key areas for ICs: electronic design automation (EDA), reliability, and hardware security. We introduce a comprehensive taxonomy and survey, covering various tasks and their solutions by GNNs in depth. We also outline key challenges like scalability and EDA tool integration. Finally, we present GNN4CIRCUITS, an open-source tool for plug-and-play GNN integration for various IC tasks.<\/jats:p>","DOI":"10.1145\/3769081","type":"journal-article","created":{"date-parts":[[2025,9,22]],"date-time":"2025-09-22T11:33:36Z","timestamp":1758540816000},"page":"1-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Graph Neural Networks for Integrated Circuit Design, Reliability, and Security: Survey and Tool"],"prefix":"10.1145","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-5553-5434","authenticated-orcid":false,"given":"Ziad","family":"El Sayed","sequence":"first","affiliation":[{"name":"University College London","place":["London, United Kingdom"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5218-9856","authenticated-orcid":false,"given":"Zeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, New York University","place":["Brooklyn, United States"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1219-2822","authenticated-orcid":false,"given":"Hana","family":"Selmani","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi","place":["Abu Dhabi, United Arab Emirates"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5093-2939","authenticated-orcid":false,"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi","place":["Abu Dhabi, United Arab Emirates"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0782-0397","authenticated-orcid":false,"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi","place":["Abu Dhabi, United Arab Emirates"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9932-6833","authenticated-orcid":false,"given":"Lilas","family":"Alrahis","sequence":"additional","affiliation":[{"name":"Computer and information engineering, Khalifa University","place":["Abu Dhabi, United Arab Emirates"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,10,27]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2000.7395044"},{"key":"e_1_3_3_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2001.93359"},{"key":"e_1_3_3_4_2","article-title":"Computing graph neural networks: A survey from algorithms to accelerators","author":"Abadal S.","year":"2021","unstructured":"S. Abadal, A. Jain, R. Guirado, J. L\u00f3pez-Alonso, and E. Alarc\u00f3n. 2021. Computing graph neural networks: A survey from algorithms to accelerators. ACM Computing Surveys 54, 9 (2021), 1\u201338.","journal-title":"ACM Computing Surveys"},{"key":"e_1_3_3_5_2","volume-title":"Proceedings of the VTS","author":"Agarwal M.","year":"2007","unstructured":"M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra. 2007. Circuit failure prediction and its application to transistor aging. In Proceedings of the VTS."},{"key":"e_1_3_3_6_2","volume-title":"Proceedings of the NeurIPS","author":"Agnesina A.","year":"2020","unstructured":"A. Agnesina, K. Chang, and S. K. Lim. 2020. A general framework for VLSI tool parameter optimization with deep reinforcement learning. In Proceedings of the NeurIPS."},{"key":"e_1_3_3_7_2","volume-title":"Proceedings of the ICCAD","author":"Agnesina A.","year":"2020","unstructured":"A. Agnesina, K. Chang, and S. K. Lim. 2020. VLSI placement parameter optimization using deep reinforcement learning. In Proceedings of the ICCAD."},{"key":"e_1_3_3_8_2","article-title":"SCOPE: Synthesis-based constant propagation attack on logic locking","author":"Alaql A.","year":"2021","unstructured":"A. Alaql, M. M. Rahman, and S. Bhunia. 2021. SCOPE: Synthesis-based constant propagation attack on logic locking. TVLSI 29, 8 (2021), 1529\u20131542.","journal-title":"TVLSI"},{"key":"e_1_3_3_9_2","volume-title":"Proceedings of the ICCAD","author":"Alkabani Y.","year":"2007","unstructured":"Y. Alkabani, F. Koushanfar, and M. Potkonjak. 2007. Remote activation of ICs for piracy prevention and digital right management. In Proceedings of the ICCAD."},{"key":"e_1_3_3_10_2","volume-title":"Proceedings of the ISCAS","author":"Alrahis L.","year":"2019","unstructured":"L. Alrahis, M. Yasin, H. Saleh, B. Mohammad, and M. A. Qutayri. 2019. Functional reverse engineering on SAT-attack resilient logic locking. In Proceedings of the ISCAS."},{"key":"e_1_3_3_11_2","article-title":"GNNUnlock+: A systematic methodology for designing graph neural networks-based oracle-less unlocking schemes for provably secure logic locking","author":"Alrahis L.","year":"2021","unstructured":"L. Alrahis, S. Patnaik, M. A. Hanif, H. Saleh, M. Shafique, and O. Sinanoglu. 2021. GNNUnlock+: A systematic methodology for designing graph neural networks-based oracle-less unlocking schemes for provably secure logic locking. TETC 10, 3 (2021), 1575\u20131592.","journal-title":"TETC"},{"key":"e_1_3_3_12_2","volume-title":"Proceedings of the DATE","author":"Alrahis L.","year":"2021","unstructured":"L. Alrahis, S. Patnaik, F. Khalid, M. A. Hanif, H. Saleh, M. Shafique, and O. Sinanoglu. 2021. GNNUnlock: Graph neural networks-based oracle-less unlocking scheme for provably secure logic locking. In Proceedings of the DATE."},{"key":"e_1_3_3_13_2","article-title":"UNSAIL: Thwarting oracle-less machine learning attacks on logic locking","volume":"16","author":"Alrahis L.","year":"2021","unstructured":"L. Alrahis, S. Patnaik, J. Knechtel, H. Saleh, B. Mohammad, M. A. Qutayri, and O. Sinanoglu. 2021. UNSAIL: Thwarting oracle-less machine learning attacks on logic locking. TIFS 16 (2021), 2508\u20132523.","journal-title":"TIFS"},{"issue":"8","key":"e_1_3_3_14_2","article-title":"GNN-RE: Graph neural networks for reverse engineering of gate-level netlists","volume":"41","author":"Alrahis L.","year":"2022","unstructured":"L. Alrahis, A. Sengupta, J. Knechtel, S. Patnaik, H. Saleh, B. Mohammad, M. A. Qutayri, and O. Sinanoglu. 2022. GNN-RE: Graph neural networks for reverse engineering of gate-level netlists. TCAD 41, 8 (2022), 2435\u20132448.","journal-title":"TCAD"},{"issue":"3","key":"e_1_3_3_15_2","article-title":"OMLA: An oracle-less machine learning-based attack on logic locking","volume":"69","author":"Alrahis L.","year":"2022","unstructured":"L. Alrahis, S. Patnaik, M. Shafique, and O. Sinanoglu. 2022. OMLA: An oracle-less machine learning-based attack on logic locking. TCAS-II 69, 3 (2022), 1602\u20131606.","journal-title":"TCAS-II"},{"issue":"10","key":"e_1_3_3_16_2","article-title":"PoisonedGNN: Backdoor attack on graph neural networks-based hardware security systems","volume":"72","author":"Alrahis L.","year":"2023","unstructured":"L. Alrahis, S. Patnaik, M. A. Hanif, M. Shafique, and O. Sinanoglu. 2023. PoisonedGNN: Backdoor attack on graph neural networks-based hardware security systems. TC 72, 10 (2023), 2822\u20132834.","journal-title":"TC"},{"issue":"11","key":"e_1_3_3_17_2","article-title":"GNN4REL: Graph neural networks for predicting circuit reliability degradation","volume":"41","author":"Alrahis L.","year":"2022","unstructured":"L. Alrahis, J. Knechtel, F. Klemme, H. Amrouch, and O. Sinanoglu. 2022. GNN4REL: Graph neural networks for predicting circuit reliability degradation. TCAD 41, 11 (2022), 3826\u20133837.","journal-title":"TCAD"},{"key":"e_1_3_3_18_2","volume-title":"Proceedings of the ASP-DAC","author":"Alrahis L.","year":"2023","unstructured":"L. Alrahis, J. Knechtel, and O. Sinanoglu. 2023. Graph neural networks: A powerful and versatile tool for advancing design, reliability, and security of ICs. In Proceedings of the ASP-DAC."},{"key":"e_1_3_3_19_2","volume-title":"Proceedings of the SPACE","author":"Alrahis L.","year":"2023","unstructured":"L. Alrahis, L. Mankali, S. Patnaik, A. Sengupta, J. Knechtel, and O. Sinanoglu. 2023. UN-SPLIT: Attacking split manufacturing using link prediction in graph neural networks. In Proceedings of the SPACE."},{"key":"e_1_3_3_20_2","volume-title":"Proceedings of the HOST","author":"Alrahis L.","year":"2024","unstructured":"L. Alrahis, H. Nassar, J. Krautter, D. Gnad, L. Bauer, J. Henkel, and M. Tahoori. 2024. MaliGNNoma: GNN-based malicious circuit classifier for secure cloud FPGAs. In Proceedings of the HOST."},{"key":"e_1_3_3_21_2","volume-title":"Proceedings of the ICCAD","author":"Alrahis L.","year":"2021","unstructured":"L. Alrahis, S. Patnaik, M. A. Hanif, M. Shafique, and O. Sinanoglu. 2021. UNTANGLE: Unlocking routing and logic obfuscation using graph neural networks-based link prediction. In Proceedings of the ICCAD."},{"key":"e_1_3_3_22_2","volume-title":"Proceedings of the ICCAD","author":"Alrahis L.","year":"2022","unstructured":"L. Alrahis, S. Patnaik, M. Shafique, and O. Sinanoglu. 2022. Embracing graph neural networks for hardware security. In Proceedings of the ICCAD."},{"key":"e_1_3_3_23_2","volume-title":"Proceedings of the DATE","author":"Alrahis L.","year":"2022","unstructured":"L. Alrahis, S. Patnaik, M. Shafique, and O. Sinanoglu. 2022. MuxLink: Circumventing learning-resilient MUX-locking using graph neural network-based link prediction. In Proceedings of the DATE."},{"key":"e_1_3_3_24_2","article-title":"ScanSAT: Unlocking static and dynamic scan obfuscation","author":"Alrahis L.","year":"2019","unstructured":"L. Alrahis, M. Yasin, N. Limaye, H. Saleh, B. Mohammad, M. Alqutayri, and O. Sinanoglu. 2019. ScanSAT: Unlocking static and dynamic scan obfuscation. TETC 9, 4 (2019), 1867\u20131882.","journal-title":"TETC"},{"key":"e_1_3_3_25_2","volume-title":"Proceedings of the ASP-DAC","author":"Alrahis L.","year":"2019","unstructured":"L. Alrahis, M. Yasin, H. Saleh, B. Mohammad, M. Al-Qutayri, and O. Sinanoglu. 2019. ScanSAT: Unlocking obfuscated scan chains. In Proceedings of the ASP-DAC."},{"key":"e_1_3_3_26_2","article-title":"The EPFL combinational benchmark suite","author":"Amaru L.","year":"2015","unstructured":"L. Amaru, P. Gaillardon, and G. De Micheli. 2015. The EPFL combinational benchmark suite. In Proceedings of the IWLS.","journal-title":"Proceedings of the IWLS"},{"key":"e_1_3_3_27_2","volume-title":"Proceedings of the MLCAD","author":"Amin F.","year":"2023","unstructured":"F. Amin, S. Chatterjee, and P. D. Franzon. 2023. DepthGraphNet: Circuit graph isomorphism detection via siamese-graph neural networks. In Proceedings of the MLCAD."},{"key":"e_1_3_3_28_2","volume-title":"Proceedings of the ICLR","author":"Amizadeh S.","year":"2018","unstructured":"S. Amizadeh, S. Matusevych, and M. Weimer. 2018. Learning to solve circuit-sat: An unsupervised differentiable approach. In Proceedings of the ICLR."},{"key":"e_1_3_3_29_2","volume-title":"Proceedings of the DAC","author":"Amrouch H.","year":"2016","unstructured":"H. Amrouch, B. Khaleghi, A. Gerstlauer, and J. Henkel. 2016. Reliability-aware design to suppress aging. In Proceedings of the DAC."},{"key":"e_1_3_3_30_2","volume-title":"Proceedings of the DAC","author":"Auten A.","year":"2020","unstructured":"A. Auten, M. Tomei, and R. Kumar. 2020. Hardware acceleration of graph neural networks. In Proceedings of the DAC."},{"key":"e_1_3_3_31_2","article-title":"Fuzz, Penetration, and AI Testing for SoC Security Verification: Challenges and Solutions","author":"Azar K. Z.","year":"2022","unstructured":"K. Z. Azar, M. M. Hossain, F. Rahman, F. Farahmandi, and M. M. Tehranipoor. 2022. Fuzz, Penetration, and AI Testing for SoC Security Verification: Challenges and Solutions. Cryptol. ePrint. (2022).","journal-title":"Cryptol. ePrint"},{"key":"e_1_3_3_32_2","volume-title":"Proceedings of the ICCAD","author":"Baek K.","year":"2022","unstructured":"K. Baek, H. Park, S. Kim, K. Choi, and T. Kim. 2022. Pin accessibility and routing congestion aware DRC hotspot prediction using graph neural network and U-Net. In Proceedings of the ICCAD."},{"key":"e_1_3_3_33_2","volume-title":"Proceedings of the DAC","author":"Bai X.","year":"2002","unstructured":"X. Bai, C. Visweswariah, and P. N. Strenski. 2002. Uncertainty-aware circuit optimization. In Proceedings of the DAC."},{"key":"e_1_3_3_34_2","volume-title":"Proceedings of the AHS","author":"Balakrishnan A.","year":"2019","unstructured":"A. Balakrishnan, T. Lange, M. Glorieux, D. Alexandrescu, and M. Jenihhin. 2019. Modeling gate-level abstraction hierarchy using graph convolutional neural networks to predict functional de-rating factors. In Proceedings of the AHS."},{"key":"e_1_3_3_35_2","volume-title":"Proceedings of the MECO","author":"Balakrishnan A.","year":"2020","unstructured":"A. Balakrishnan, T. Lange, M. Glorieux, D. Alexandrescu, and M. Jenihhin. 2020. Composing graph theory and deep neural networks to evaluate SEU type soft error effects. In Proceedings of the MECO."},{"key":"e_1_3_3_36_2","volume-title":"Proceedings of the DATE","author":"Banerjee N.","year":"2007","unstructured":"N. Banerjee, G. Karakonstantis, and K. Roy. 2007. Process variation tolerant low power DCT architecture. In Proceedings of the DATE. 49\u201357."},{"issue":"1","key":"e_1_3_3_37_2","article-title":"On reverse engineering-based hardware Trojan detection","volume":"35","author":"Bao C.","year":"2015","unstructured":"C. Bao, D. Forte, and A. Srivastava. 2015. On reverse engineering-based hardware Trojan detection. TCAD 35, 1 (2015).","journal-title":"TCAD"},{"key":"e_1_3_3_38_2","volume-title":"Proceedings of the LOPSTR","author":"Barany G.","year":"2017","unstructured":"G. Barany. 2017. Liveness-driven random program generation. In Proceedings of the LOPSTR."},{"issue":"8","key":"e_1_3_3_39_2","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2014.2334493","article-title":"Hardware trojan attacks: Threat analysis and countermeasures","volume":"102","author":"Bhunia S.","year":"2014","unstructured":"S. Bhunia, M. S. Hsiao, M. Banga, and S. Narasimhan. 2014. Hardware trojan attacks: Threat analysis and countermeasures. Proceedings of the IEEE 102, 8 (2014), 1229\u20131247.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_3_40_2","volume-title":"Proceedings of the AAAI","volume":"34","author":"Bian T.","year":"2020","unstructured":"T. Bian, X. Xiao, T. Xu, P. Zhao, W. Huang, Y. Rong, and J. Huang. 2020. Rumor detection on social media with bi-directional graph convolutional networks. In Proceedings of the AAAI, Vol. 34."},{"key":"e_1_3_3_41_2","volume-title":"Proceedings of the COLT","author":"Boser B. E.","year":"1992","unstructured":"B. E. Boser, I. M. Guyon, and V. N. Vapnik. 1992. A training algorithm for optimal margin classifiers. In Proceedings of the COLT."},{"key":"e_1_3_3_42_2","article-title":"AppGNN: Approximation-aware functional reverse engineering using graph neural networks","author":"Bucher T.","year":"2022","unstructured":"T. Bucher, L. Alrahis, G. Paim, S. Bampi, O. Sinanoglu, and H. Amrouch. 2022. AppGNN: Approximation-aware functional reverse engineering using graph neural networks. ICCAD (2022), 1\u20139.","journal-title":"ICCAD"},{"key":"e_1_3_3_43_2","volume-title":"Proceedings of the ISPD","author":"Chen H.","year":"2023","unstructured":"H. Chen, K. C. Hsu, W. J. Turner, P. H. Wei, K. Zhu, D. Z. Pan, and H. Ren. 2023. Reinforcement learning guided detailed routing for custom circuits. In Proceedings of the ISPD."},{"key":"e_1_3_3_44_2","volume-title":"Proceedings of the DAC","author":"Chen H.","year":"2021","unstructured":"H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Z. Pan. 2021. Universal symmetry constraint extraction for analog and mixed-signal circuits with graph neural networks. In Proceedings of the DAC."},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","unstructured":"Qingfeng Chen Shiyuan Li Yixin Liu Shirui Pan Geoffrey I. Webb and Shichao Zhang. 2025. Uncertainty-Aware Graph Neural Networks: A Multi-Hop Evidence Fusion Approach. IEEE Transactions on Neural Networks and Learning Systems. DOI:10.1109\/TNNLS.2025.3581083","DOI":"10.1109\/TNNLS.2025.3581083"},{"issue":"3","key":"e_1_3_3_46_2","doi-asserted-by":"crossref","DOI":"10.23919\/cje.2023.00.135","article-title":"A survey on graph neural network acceleration: A hardware perspective","volume":"33","author":"Chen S.","year":"2024","unstructured":"S. Chen, J. Liu, and L. Shen. 2024. A survey on graph neural network acceleration: A hardware perspective. Chinese Journal of Electronics 33, 3 (2024), 601\u2013622.","journal-title":"Chinese Journal of Electronics"},{"key":"e_1_3_3_47_2","volume-title":"Proceedings of the ASP-DAC","author":"Chen T.","year":"2021","unstructured":"T. Chen, H. Geng, Q. Sun, S. Wan, Y. Sun, H. Yu, and B. Yu. 2021. Analog IC aging-induced degradation estimation via heterogeneous graph convolutional networks. In Proceedings of the ASP-DAC."},{"issue":"7","key":"e_1_3_3_48_2","article-title":"Deep H-GCN: Fast analog IC aging-induced degradation estimation","volume":"41","author":"Chen T.","year":"2022","unstructured":"T. Chen, Q. Sun, C. Zhan, C. Liu, H. Yu, and B. Yu. 2022. Deep H-GCN: Fast analog IC aging-induced degradation estimation. TCAD 41, 7 (2022), 1990\u20132003.","journal-title":"TCAD"},{"issue":"2","key":"e_1_3_3_49_2","article-title":"Detailed routing short violation prediction using graph-based deep learning model","volume":"69","author":"Chen X.","year":"2022","unstructured":"X. Chen, Z. Di, W. Wu, Q. Wu, J. Shi, and Q. Feng. 2022. Detailed routing short violation prediction using graph-based deep learning model. TCAS-II 69, 2 (2022), 564\u2013568.","journal-title":"TCAS-II"},{"key":"e_1_3_3_50_2","volume-title":"Proceedings of the DATE","author":"Chen Z.","year":"2020","unstructured":"Z. Chen, G. Kolhe, S. Rafatirad, Sai Manoj P. D., H. Homayoun, L. Zhao, and C. T. Lu. 2020. Estimating the circuit de-obfuscation runtime based on graph deep learning. In Proceedings of the DATE. 101822."},{"issue":"10","key":"e_1_3_3_51_2","doi-asserted-by":"crossref","DOI":"10.1016\/j.jksuci.2023.101822","article-title":"A fine-grained detection method for gate-level hardware Trojan base on bidirectional graph neural networks","volume":"35","author":"Cheng D.","year":"2023","unstructured":"D. Cheng, C. Dong, W. He, Z. Chen, X. Liu, and H. Zhang. 2023. A fine-grained detection method for gate-level hardware Trojan base on bidirectional graph neural networks. Journal of King Saud University - Computer and Information Sciences 35, 10 (2023), 16508\u201316519.","journal-title":"Journal of King Saud University - Computer and Information Sciences"},{"key":"e_1_3_3_52_2","article-title":"On Joint Learning for Solving Placement and Routing in Chip Design","volume":"34","author":"Cheng R.","year":"2021","unstructured":"R. Cheng and J. Yan. 2021. On Joint Learning for Solving Placement and Routing in Chip Design. NeurIPS 34 (2021).","journal-title":"NeurIPS"},{"key":"e_1_3_3_53_2","volume-title":"Proceedings of the MLCAD","author":"Chowdhury A. B.","year":"2023","unstructured":"A. B. Chowdhury, J. Bhandari, L. Collini, R. Karri, B. Tan, and S. Garg. 2023. ConVERTS: Contrastively learning structurally invariant netlist representations. In Proceedings of the MLCAD."},{"key":"e_1_3_3_54_2","volume-title":"Proceedings of the ICCAD","author":"Chowdhury S. D.","year":"2021","unstructured":"S. D. Chowdhury, K. Yang, and P. Nuzzo. 2021. ReIGNN: State register identification using graph neural networks for circuit reverse engineering. In Proceedings of the ICCAD."},{"key":"e_1_3_3_55_2","article-title":"Principal neighbourhood aggregation for graph nets","volume":"33","author":"Corso G.","year":"2020","unstructured":"G. Corso, L. Cavalleri, D. Beaini, P. Li\u00f2, and P. Velickovic. 2020. Principal neighbourhood aggregation for graph nets. NeurIPS 33 (2020), 13260\u201313271.","journal-title":"NeurIPS"},{"issue":"11","key":"e_1_3_3_56_2","article-title":"Ultra-low overhead dynamic watermarking on scan design for hard IP protection","volume":"10","author":"Cui A.","year":"2015","unstructured":"A. Cui, G. Qu, and Y. Zhang. 2015. Ultra-low overhead dynamic watermarking on scan design for hard IP protection. TIFS 10, 11 (2015), 2298\u20132313.","journal-title":"TIFS"},{"issue":"4","key":"e_1_3_3_57_2","article-title":"Delay prediction for ASIC HLS: Comparing graph-based and nongraph-based learning models","volume":"42","author":"De S.","year":"2023","unstructured":"S. De, M. Shafique, and H. Corporaal. 2023. Delay prediction for ASIC HLS: Comparing graph-based and nongraph-based learning models. TCAD 42, 4 (2023), 1133\u20131146.","journal-title":"TCAD"},{"key":"e_1_3_3_58_2","volume-title":"Proceedings of the ICLR","author":"Dong Z.","year":"2023","unstructured":"Z. Dong, W. Cao, M. Zhang, D. Tao, Y. Chen, and X. Zhang. 2023. CktGNN: Circuit graph neural network for electronic design automation. In Proceedings of the ICLR."},{"key":"e_1_3_3_59_2","unstructured":"EBSCO. 2023. Retrieved from https:\/\/www.ebsco.com\/products\/ebsco-discovery-service."},{"key":"e_1_3_3_60_2","article-title":"Machine learning for hardware security: Opportunities and risks","author":"Elnaggar R.","year":"2018","unstructured":"R. Elnaggar and K. Chakrabarty. 2018. Machine learning for hardware security: Opportunities and risks. JETTA (2018).","journal-title":"JETTA"},{"key":"e_1_3_3_61_2","volume-title":"Proceedings of the ARC","author":"Ferianc M.","year":"2020","unstructured":"M. Ferianc, H. Fan, R. S. W. Chu, J. Stano, and W. Luk. 2020. Improving performance estimation for FPGA-based accelerators for convolutional neural networks. In Proceedings of the ARC."},{"issue":"2","key":"e_1_3_3_62_2","doi-asserted-by":"crossref","DOI":"10.1145\/3570925","article-title":"Graph neural networks for high-level synthesis design space exploration","volume":"28","author":"Ferretti L.","year":"2022","unstructured":"L. Ferretti, A. Cini, G. Zacharopoulos, C. Alippi, and L. Pozzi. 2022. Graph neural networks for high-level synthesis design space exploration. TODAES 28, 2 (2022), 1\u201320.","journal-title":"TODAES"},{"key":"e_1_3_3_63_2","volume-title":"Discriminatory Analysis: Nonparametric Discrimination, Consistency Properties","author":"Fix E.","year":"1985","unstructured":"E. Fix. 1985. Discriminatory Analysis: Nonparametric Discrimination, Consistency Properties. Vol. 1."},{"issue":"4","key":"e_1_3_3_64_2","article-title":"Effective method for simultaneous gate sizing and v th assignment using lagrangian relaxation","volume":"33","author":"Flach G.","year":"2014","unstructured":"G. Flach, T. Reimann, G. Posser, M. Johann, and R. Reis. 2014. Effective method for simultaneous gate sizing and v th assignment using lagrangian relaxation. TCAD 33, 4 (2014), 546\u2013557.","journal-title":"TCAD"},{"key":"e_1_3_3_65_2","volume-title":"Proceedings of the ISSCC","author":"Fojtik M.","year":"2012","unstructured":"M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw, and D. Sylvester. 2012. Bubble razor: An architecture-independent approach to timing-error detection and correction. In Proceedings of the ISSCC."},{"key":"e_1_3_3_66_2","volume-title":"Proceedings of the ICCAD","author":"Ghose A.","year":"2021","unstructured":"A. Ghose, V. Zhang, Y. Zhang, D. Li, W. Liu, and M. Coates. 2021. Generalizable cross-graph embedding for GNN-based congestion prediction. In Proceedings of the ICCAD."},{"key":"e_1_3_3_67_2","volume-title":"Proceedings of the ICML","author":"Gilmer J.","year":"2017","unstructured":"J. Gilmer, S. S. Schoenholz, P. F. Riley, O. Vinyals, and G. E. Dahl. 2017. Neural message passing for quantum chemistry. In Proceedings of the ICML."},{"key":"e_1_3_3_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939754"},{"key":"e_1_3_3_69_2","volume-title":"Proceedings of the DAC","author":"Guo Z.","year":"2022","unstructured":"Z. Guo, M. Liu, J. Gu, S. Zhang, D. Z. Pan, and Y. Lin. 2022. A timing engine inspired graph neural network model for pre-routing slack prediction. In Proceedings of the DAC."},{"key":"e_1_3_3_70_2","volume-title":"Proceedings of the SciPy","author":"Hagberg A. A.","year":"2008","unstructured":"A. A. Hagberg, D. A. Schult, and P. J. Swart. 2008. Exploring network structure, dynamics, and function using networkx. In Proceedings of the SciPy."},{"key":"e_1_3_3_71_2","volume-title":"Proceedings of the NIPS","author":"Hamilton W.","year":"2017","unstructured":"W. Hamilton, Z. Ying, and J. Leskovec. 2017. Inductive representation learning on large graphs. In Proceedings of the NIPS. 242\u2013254."},{"key":"e_1_3_3_72_2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"issue":"9","key":"e_1_3_3_73_2","article-title":"Circuit topology-aware vaccination-based hardware trojan detection","volume":"42","author":"Hassan R.","year":"2023","unstructured":"R. Hassan, X. Meng, K. Basu, and S. M. P. Dinakarrao. 2023. Circuit topology-aware vaccination-based hardware trojan detection. TCAD 42, 9 (2023), 2852\u20132862.","journal-title":"TCAD"},{"key":"e_1_3_3_74_2","volume-title":"Proceedings of the ICCAD","author":"He Z.","year":"2021","unstructured":"Z. He, Z. Wang, C. Bail, H. Yang, and B. Yu. 2021. Graph learning-based arithmetic block identification. In Proceedings of the ICCAD. 37\u201345."},{"key":"e_1_3_3_75_2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_3_76_2","volume-title":"Proceedings of the IPFA","author":"Hong X.","year":"2023","unstructured":"X. Hong, Y. Y. Tee, T. Lin, Y. Shi,D. Cheng, E. Huang, and B. H.Gwee. 2023. GoCLIP: Graph one-class classification for intellectual property circuit identification. In Proceedings of the IPFA."},{"issue":"5","key":"e_1_3_3_77_2","article-title":"GraphClusNet: A hierarchical graph neural network for recovered circuit netlist partitioning","volume":"4","author":"Hong X.","year":"2023","unstructured":"X. Hong, T. Lin, Y. Shi, and B. H. Gwee. 2023. GraphClusNet: A hierarchical graph neural network for recovered circuit netlist partitioning. TAI 4, 5 (2023), 1199\u20131213.","journal-title":"TAI"},{"key":"e_1_3_3_78_2","volume-title":"Proceedings of the IPFA","author":"Hong X.","year":"2021","unstructured":"X. Hong, T. Lin, Y. Shi, and B. H. Gwee. 2021. ASIC circuit netlist recognition using graph neural network. In Proceedings of the IPFA. 21415\u201321428."},{"key":"e_1_3_3_79_2","article-title":"SyncTREE: Fast timing analysis for integrated circuit design through a physics-informed tree-based graph neural network","volume":"36","author":"Hu Y.","year":"2024","unstructured":"Y. Hu, J. Li, F. Klemme, G. J. Nam, T. Ma, H. Amrouch, and J. Xiong. 2024. SyncTREE: Fast timing analysis for integrated circuit design through a physics-informed tree-based graph neural network. NeurIPS 36 (2024).","journal-title":"NeurIPS"},{"issue":"5","key":"e_1_3_3_80_2","doi-asserted-by":"crossref","DOI":"10.1145\/3451179","article-title":"Machine learning for electronic design automation: A survey","volume":"26","author":"Huang G.","year":"2021","unstructured":"G. Huang, J. Hu, Y. He, J. Liu, M. Ma, Z. Shen, J. Wu, Y. Xu, H. Zhang, K. Zhong, X. Ning, Y. Ma, H. Yang, B. Yu, H. Yang, and Y. Wang. 2021. Machine learning for electronic design automation: A survey. TODAES 26, 5 (2021), 1\u201346.","journal-title":"TODAES"},{"key":"e_1_3_3_81_2","article-title":"Machine learning for electronic design automation: A survey","author":"Huang G.","year":"2021","unstructured":"G. Huang, J. Hu, Y. He, J. Liu, M. Ma, Z. Shen, J. Wu, Y. Xu, H. Zhang, K. Zhong, X. Ning, Y. Ma, H. Yang, B. Yu, H. Yang, and Y. Wang. 2021. Machine learning for electronic design automation: A survey. TODAES 26, 5 (2021), 1\u201346.","journal-title":"TODAES"},{"key":"e_1_3_3_82_2","article-title":"A survey on machine learning against hardware trojan attacks: Recent advances and challenges","volume":"8","author":"Huang Z.","year":"2020","unstructured":"Z. Huang, Q. Wang, Y. Chen, and X. Jiang. 2020. A survey on machine learning against hardware trojan attacks: Recent advances and challenges. IEEE Access 8 (2020), 10796\u201310826.","journal-title":"IEEE Access"},{"key":"e_1_3_3_83_2","article-title":"Transferable graph neural network-based delay-fault localization for monolithic 3D ICs","author":"Hung S.","year":"2023","unstructured":"S. Hung, S. Banerjee, A. Chaudhuri, J. Kim, S. K. Lim, and K. Chakrabarty. 2023. Transferable graph neural network-based delay-fault localization for monolithic 3D ICs. TCAD (2023), 448\u2013453.","journal-title":"TCAD"},{"key":"e_1_3_3_84_2","doi-asserted-by":"crossref","unstructured":"A. Hussein M. M. Gaber E. Elyan and C. Jayne. 2017. Imitation learning: A survey of learning methods. 50 2 Article 21 (2017) 1\u201335.","DOI":"10.1145\/3054912"},{"key":"e_1_3_3_85_2","doi-asserted-by":"crossref","DOI":"10.1016\/j.eswa.2022.117921","article-title":"Graph neural network for traffic forecasting: A survey","volume":"207","author":"Jiang W.","year":"2022","unstructured":"W. Jiang and J. Luo. 2022. Graph neural network for traffic forecasting: A survey. Expert Systems with Applications 207 (2022), 117921.","journal-title":"Expert Systems with Applications"},{"key":"e_1_3_3_86_2","unstructured":"Wei Ju Siyu Yi Yifan Wang Zhiping Xiao Zhengyang Mao Hourun Li Yiyang Gu Yifang Qin Nan Yin Senzhang Wang X. Liu X. Luo P. S. Yu and M. Zhang. 2024. A Survey of Graph Neural Networks in Real world: Imbalance Noise Privacy and OOD Challenges. (2024). arxiv:2403.04468. Retrieved from https:\/\/arxiv.org\/abs\/2403.04468"},{"key":"e_1_3_3_87_2","doi-asserted-by":"crossref","DOI":"10.1613\/jair.301","article-title":"Reinforcement learning: A survey","volume":"4","author":"Kaelbling L. P.","year":"1996","unstructured":"L. P. Kaelbling, M. L. Littman, and A. W. Moore. 1996. Reinforcement learning: A survey. JAIR 4 (1996), 237\u2013285.","journal-title":"JAIR"},{"key":"e_1_3_3_88_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"e_1_3_3_89_2","volume-title":"Proceedings of the ICCAD","author":"Kamali H. M.","year":"2020","unstructured":"H. M. Kamali, K. Z. Azar, H. Homayoun, and A. Sasan. 2020. InterLock: An intercorrelated logic and routing locking. In Proceedings of the ICCAD."},{"key":"e_1_3_3_90_2","article-title":"Advances in Logic Locking: Past, Present, and Prospects","author":"Kamali H. M.","year":"2022","unstructured":"H. M. Kamali, K. Z. Azar, F. Farahmandi, and M. Tehranipoor. 2022. Advances in Logic Locking: Past, Present, and Prospects. Cryptol. ePrint. (2022).","journal-title":"Cryptol. ePrint"},{"issue":"10","key":"e_1_3_3_91_2","doi-asserted-by":"crossref","DOI":"10.1109\/MC.2010.299","article-title":"Trustworthy hardware: Identifying and classifying hardware trojans","volume":"43","author":"Karri R.","year":"2010","unstructured":"R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor. 2010. Trustworthy hardware: Identifying and classifying hardware trojans. Computer 43, 10 (2010), 39\u201346.","journal-title":"Computer"},{"issue":"6","key":"e_1_3_3_92_2","article-title":"Accelerating chip design with machine learning","volume":"40","author":"Khailany B.","year":"2020","unstructured":"B. Khailany, H. Ren, S. Dai, S. Godil, B. Keller, R. Kirby, A. Klinefelter, R. Venkatesan, Y. Zhang, B. Catanzaro, and W. J. Dally. 2020. Accelerating chip design with machine learning. Micro 40, 6 (2020), 33\u201333.","journal-title":"Micro"},{"issue":"11","key":"e_1_3_3_93_2","article-title":"Machine learning-based approach for hardware faults prediction","volume":"67","author":"Khalil K.","year":"2020","unstructured":"K. Khalil, O. Eldash, A. Kumar, and M. Bayoumi. 2020. Machine learning-based approach for hardware faults prediction. TCAS-I 67, 11 (2020), 3880\u20133892.","journal-title":"TCAS-I"},{"key":"e_1_3_3_94_2","volume-title":"Proceedings of the DATE","author":"Khan S.","year":"2024","unstructured":"S. Khan, Z. Shi, M. Li, and Q. Xu. 2024. DeepSeq: Deep sequential circuit learning. In Proceedings of the DATE."},{"key":"e_1_3_3_95_2","volume-title":"Proceedings of the ISCAS","author":"Kim J.","year":"2019","unstructured":"J. Kim, H. Kim, H. Amrouch, J. Henkel, A. Gerstlauer, and K. Choi. 2019. Aging gracefully with approximation. In Proceedings of the ISCAS."},{"issue":"10","key":"e_1_3_3_96_2","article-title":"On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits","volume":"57","author":"Kim K. K.","year":"2010","unstructured":"K. K. Kim, W. Wang, and K. Choi. 2010. On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits. TCAS-II 57, 10 (2010), 798\u2013802.","journal-title":"TCAS-II"},{"key":"e_1_3_3_97_2","volume-title":"Proceedings of the ICLR","author":"Kipf T. N.","unstructured":"T. N. Kipf and M. Welling. Semi-supervised classification with graph convolutional networks. In Proceedings of the ICLR."},{"key":"e_1_3_3_98_2","volume-title":"Proceedings of the VLSI-SoC","author":"Kirby R.","year":"2019","unstructured":"R. Kirby, S. Godil, R. Roy, and Bryan Catanzaro. 2019. CongestionNet: Routing congestion prediction using deep graph neural networks. In Proceedings of the VLSI-SoC."},{"key":"e_1_3_3_99_2","volume-title":"Proceedings of the ITC","author":"Klemme F.","year":"2021","unstructured":"F. Klemme and H. Amrouch. 2021. Machine learning for circuit aging estimation under workload dependency. In Proceedings of the ITC."},{"key":"e_1_3_3_100_2","volume-title":"Proceedings of the ISPD","author":"Knechtel J.","year":"2020","unstructured":"J. Knechtel. 2020. Hardware security for and beyond CMOS technology: An overview on fundamentals, applications, and challenges. In Proceedings of the ISPD."},{"key":"e_1_3_3_101_2","volume-title":"Proceedings of the DATE","author":"Knechtel J.","year":"2020","unstructured":"J. Knechtel, E. B. Kavun, F. Regazzoni, A. Heuser, A. Chattopadhyay, D. Mukhopadhyay, S. Dey, Y. Fei, Y. Belenky, I. Levi, T. G\u00fcneysu, P. Schaumont, and I. Polian. 2020. Towards secure composition of integrated circuits and electronic systems: On the role of EDA. In Proceedings of the DATE."},{"key":"e_1_3_3_102_2","volume-title":"Proceedings of the IOLTS","author":"Knechtel J.","year":"2019","unstructured":"J. Knechtel, S. Patnaik, and O. Sinanoglu. 2019. Protect your chip design intellectual property: An overview. In Proceedings of the IOLTS."},{"key":"e_1_3_3_103_2","volume-title":"Proceedings of the CRYPTO","author":"Kocher P.","year":"1999","unstructured":"P. Kocher, J. Jaffe, and B. Jun. 1999. Differential power analysis. In Proceedings of the CRYPTO."},{"key":"e_1_3_3_104_2","volume-title":"Proceedings of the DFT","author":"Koufopoulou A.","year":"2023","unstructured":"A. Koufopoulou, A. Papadimitriou, A. Pikrakis, M. Psarakis, and D. Hely. 2023. On the prediction of hardware security properties of HLS designs using graph neural networks. In Proceedings of the DFT."},{"issue":"10","key":"e_1_3_3_105_2","article-title":"Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits","volume":"53","author":"Kumar R.","year":"2006","unstructured":"R. Kumar and V. Kursun. 2006. Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits. TCAS-II 53, 10 (2006), 1078\u20131082.","journal-title":"TCAS-II"},{"key":"e_1_3_3_106_2","volume-title":"Proceedings of the DATE","author":"Kunal K.","year":"2020","unstructured":"K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar. 2020. GANA: Graph convolutional network based automated netlist annotation for analog circuits. In Proceedings of the DATE."},{"issue":"9","key":"e_1_3_3_107_2","article-title":"GNN-Based hierarchical annotation for analog circuits","volume":"42","author":"Kunal K.","year":"2023","unstructured":"K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. K. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar. 2023. GNN-Based hierarchical annotation for analog circuits. TCAD 42, 9 (2023), 2801\u20132814.","journal-title":"TCAD"},{"key":"e_1_3_3_108_2","doi-asserted-by":"crossref","unstructured":"Masanori Kurimoto Hiroaki Suzuki Rei Akiyama Tadao Yamanaka Haruyuki Ohkuma Hidehiro Takata and Hirofumi Shinohara. 2010. Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization slack-based grouping scheme and slack distribution control for dynamic voltage scaling. TODAES 15 2 (2010) 1\u201317.","DOI":"10.1145\/1698759.1698767"},{"key":"e_1_3_3_109_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_3_110_2","volume-title":"Proceedings of the A-SSCC","author":"Lee J. W.","year":"2022","unstructured":"J. W. Lee, T. Dhar, M. Madhusudan, J. Poojary, A. K. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar. 2022. A learning-based algorithm for early floorplan with flexible blocks. In Proceedings of the A-SSCC."},{"key":"e_1_3_3_111_2","volume-title":"Proceedings of the DATE","author":"Li L.","year":"2019","unstructured":"L. Li and A. Orailoglu. 2019. Piercing logic locking keys through redundancy identification. In Proceedings of the DATE."},{"key":"e_1_3_3_112_2","volume-title":"Proceedings of the DAC","author":"Li M.","year":"2022","unstructured":"M. Li, S. Khan, Z. Shi, N. Wang, H. Yu, and Q. Xu. 2022. Deepgate: Learning neural representations of logic gates. In Proceedings of the DAC."},{"key":"e_1_3_3_113_2","volume-title":"Proceedings of the MLCAD","author":"Li W.","year":"2023","unstructured":"W. Li, R. Purdy, J. M. F. Moura, and R. D. Blanton. 2023. Characterize the ability of GNNs in attacking logic locking. In Proceedings of the MLCAD."},{"key":"e_1_3_3_114_2","volume-title":"Proceedings of the DATE","author":"Li Y.","year":"2024","unstructured":"Y. Li, A. Agnesina, Y. Zhang, H. Ren, and C. Yu. 2024. BoolGebra: Attributed graph-learning for boolean algebraic manipulation. In Proceedings of the DATE."},{"key":"e_1_3_3_115_2","volume-title":"Proceedings of the ICLR","author":"Li Y.","year":"2016","unstructured":"Y. Li, D. Tarlow, M. Brockschmidt, and R. S. Zemel. 2016. Gated graph sequence neural networks. In Proceedings of the ICLR."},{"key":"e_1_3_3_116_2","volume-title":"Proceedings of the ISPD","author":"Liang R.","year":"2020","unstructured":"R. Liang, H. Xiang, D. Pandey, L. Reddy, S. Ramji, G. J. Nam, and J. Hu. 2020. DRC hotspot prediction at sub-10nm process nodes using customized convolutional network. In Proceedings of the ISPD."},{"key":"e_1_3_3_117_2","article-title":"Valkyrie: Vulnerability assessment tool and attack for provably-secure logic locking techniques","volume":"17","author":"Limaye N.","year":"2022","unstructured":"N. Limaye, S. Patnaik, and O. Sinanoglu. 2022. Valkyrie: Vulnerability assessment tool and attack for provably-secure logic locking techniques. TIFS 17 (2022), 744\u2013759.","journal-title":"TIFS"},{"key":"e_1_3_3_118_2","volume-title":"Proceedings of the DATE","author":"Liu M.","year":"2021","unstructured":"M. Liu, W. J. Turner, G. F. Kokai, B. Khailany, D. Z. Pan, and H. Ren. 2021. Parasitic-aware analog circuit sizing with graph neural networks and bayesian optimization. In Proceedings of the DATE."},{"key":"e_1_3_3_119_2","volume-title":"Proceedings of the ASPDAC","author":"Liu S.","year":"2025","unstructured":"S. Liu, W. Fang, Y. Lu, Q. Zhang, and Z. Xie. 2025. Towards big data in AI for EDA research: Generation of new pseudo circuits at RTL stage. In Proceedings of the ASPDAC. 228\u2013251."},{"issue":"2","key":"e_1_3_3_120_2","article-title":"Two sides of the same coin: Boons and banes of machine learning in hardware security","volume":"11","author":"Liu W.","year":"2021","unstructured":"W. Liu, C. H. Chang, X. Wang, C. Liu, J. M. Fung, M. Ebrahimabadi, N. Karimi, X. Meng, and K. Basu. 2021. Two sides of the same coin: Boons and banes of machine learning in hardware security. JETCAS 11, 2 (2021).","journal-title":"JETCAS"},{"key":"e_1_3_3_121_2","article-title":"GraphPlanner: Floorplanning with graph neural network","author":"Liu Y.","year":"2022","unstructured":"Y. Liu, Z. Ju, Z. Li, M. Dong, H. Zhou, J. Wang, F. Yang, X. Zeng, and L. Shang. 2022. GraphPlanner: Floorplanning with graph neural network. TODAES 28, 2 (2022), 1\u201324.","journal-title":"TODAES"},{"key":"e_1_3_3_122_2","doi-asserted-by":"crossref","unstructured":"Daniela S\u00e1nchez Lorenzo Servadei Gamze Naz Kiprit Robert Wille and Wolfgang Ecker. 2022. A comprehensive survey on electronic design automation and graph neural networks: Theory and applications. TODAES 28 2 (2022) 1\u201327.","DOI":"10.1145\/3543853"},{"key":"e_1_3_3_123_2","volume-title":"Proceedings of the ICCAD","author":"Lopera D. S.","unstructured":"D. S. Lopera and W. Ecker. Applying GNNs to timing estimation at RTL (invited paper). In Proceedings of the ICCAD."},{"key":"e_1_3_3_124_2","volume-title":"Proceedings of the MLCAD","author":"Lopera D. S.","year":"2021","unstructured":"D. S. Lopera, L. Servadei, G. N. Kiprit, S. Hazra, R. Wille, and W. Ecker. 2021. A survey of graph neural networks for electronic design automation. In Proceedings of the MLCAD."},{"key":"e_1_3_3_125_2","article-title":"Towards critical flip-flop identification for soft-error tolerance with graph neural networks","author":"Lu L.","year":"2023","unstructured":"L. Lu, J. Chen, M. Ulbricht, and M. Krstic. 2023. Towards critical flip-flop identification for soft-error tolerance with graph neural networks. TCAD 43, 4 (2023), 1135\u20131148.","journal-title":"TCAD"},{"key":"e_1_3_3_126_2","volume-title":"Proceedings of the DAC","author":"Lu Y.","year":"2020","unstructured":"Y. Lu, S. S. Kiran Pentapati, L. Zhu, K. Samadi, and S. K. Lim. 2020. TP-GNN: A graph neural network framework for tier partitioning in monolithic 3D ICs. In Proceedings of the DAC."},{"key":"e_1_3_3_127_2","volume-title":"Proceedings of the ICCAD","author":"Lu Y.","unstructured":"Y. Lu and S. K. Lim. On advancing physical design using graph neural networks (invited paper). In Proceedings of the ICCAD."},{"key":"e_1_3_3_128_2","volume-title":"Proceedings of the ICCAD","author":"Lu Y.","year":"2021","unstructured":"Y. Lu, S. Nath, V. Khandelwal, and S. K. Lim. 2021. Doomed run prediction in physical design by exploiting sequential flow and graph learning. In Proceedings of the ICCAD."},{"key":"e_1_3_3_129_2","volume-title":"Proceedings of the DAC","author":"Lu Y.","year":"2021","unstructured":"Y. Lu, S. Nath, V. Khandelwal, and S. K. Lim. 2021. RL-Sizer: VLSI gate sizing for timing optimization using deep reinforcement learning. In Proceedings of the DAC."},{"key":"e_1_3_3_130_2","volume-title":"Proceedings of the NeurIPS","author":"Lu Y.","unstructured":"Y. Lu, S. Pentapati, and S. K. Lim. VLSI placement optimization using graph neural networks. In Proceedings of the NeurIPS."},{"key":"e_1_3_3_131_2","volume-title":"Proceedings of the ISPD","author":"Lu Y.","year":"2021","unstructured":"Y. Lu, S. Pentapati, and S. K. Lim. 2021. The law of attraction: Affinity-aware placement optimization using graph neural networks. In Proceedings of the ISPD."},{"key":"e_1_3_3_132_2","volume-title":"Proceedings of the ISPD","author":"Ma Y.","year":"2020","unstructured":"Y. Ma, Z. He, W. Li, L. Zhang, and B. Yu. 2020. Understanding graphs in EDA: From shallow to deep learning. In Proceedings of the ISPD."},{"key":"e_1_3_3_133_2","volume-title":"Proceedings of the DAC","author":"Ma Y.","year":"2019","unstructured":"Y. Ma, H. Ren, B. Khailany, H. Sikka, L. Luo, K. Natarajan, and B. Yu. 2019. High performance graph convolutional networks with applications in testability analysis. In Proceedings of the DAC."},{"key":"e_1_3_3_134_2","article-title":"Titan: Security analysis of large-scale hardware obfuscation using graph neural networks","author":"Mankali L.","year":"2022","unstructured":"L. Mankali, L. Alrahis, S. Patnaik, J. Knechtel, and O. Sinanoglu. 2022. Titan: Security analysis of large-scale hardware obfuscation using graph neural networks. TIFS 18 (2022), 304\u2013318.","journal-title":"TIFS"},{"key":"e_1_3_3_135_2","unstructured":"I. L. Markov. 2024. The False Dawn: Reevaluating Google\u2019s Reinforcement Learning for Chip Macro Placement. (2024). arxiv:2306.09633. Retrieved from https:\/\/arxiv.org\/abs\/2306.09633"},{"key":"e_1_3_3_136_2","volume-title":"Proceedings of the ISCE","author":"McLoughlin I.","year":"2011","unstructured":"I. McLoughlin. 2011. Reverse engineering of embedded consumer electronic systems. In Proceedings of the ISCE."},{"key":"e_1_3_3_137_2","article-title":"A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans","author":"Meng X.","year":"2023","unstructured":"X. Meng, A. Sengupta, and K. Basu. 2023. A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans. Cryptol. ePrint. (2023).","journal-title":"Cryptol. ePrint"},{"issue":"7862","key":"e_1_3_3_138_2","doi-asserted-by":"crossref","DOI":"10.1038\/s41586-021-03544-w","article-title":"A graph placement methodology for fast chip design","volume":"594","author":"Mirhoseini A.","year":"2021","unstructured":"A. Mirhoseini, A. Goldie, M. Yazgan, J. W. Jiang, E. Songhori, S. Wang, Y. J. Lee, E. Johnson, O. Pathak, A. Nova, J. Pak, A. Tong, K. Srinivasa, W. Hang, E. Tuncer, Q. V. Le, J. Laudon, R. Ho, R. Carpenter, and Jeff Dean. 2021. A graph placement methodology for fast chip design. Nature 594, 7862 (2021), 207\u2013212.","journal-title":"Nature"},{"key":"e_1_3_3_139_2","article-title":"Graph attention networks to identify the impact of transistor degradation on circuit reliability","author":"Mohamed T.","year":"2024","unstructured":"T. Mohamed, V. M. van Santen, L. Alrahis, O. Sinanoglu, and H. Amrouch. 2024. Graph attention networks to identify the impact of transistor degradation on circuit reliability. TCAS-I 71, 7 (2024), 3269\u20133281.","journal-title":"TCAS-I"},{"key":"e_1_3_3_140_2","volume-title":"Proceedings of the HOST","author":"Muralidhar N.","year":"2021","unstructured":"N. Muralidhar, N. Muralidhar, A. Zubair, N. Weidler, R. Gerdes, and N. Ramakrishnan. 2021. Contrastive graph convolutional networks for hardware trojan detection in third party IP cores. In Proceedings of the HOST."},{"issue":"13","key":"e_1_3_3_141_2","article-title":"A unioned graph neural network based hardware Trojan node detection","volume":"20","author":"Pan W.","year":"2023","unstructured":"W. Pan, M. Dong, C. Wen, H. Liu, S. Zhang, B. Shi, Z. Di, Z. Qiu, Y. Gao, and L. Zheng. 2023. A unioned graph neural network based hardware Trojan node detection. IEICE Electron. Express 20, 13 (2023), 20230204.","journal-title":"IEICE Electron. Express"},{"issue":"2","key":"e_1_3_3_142_2","first-page":"34","article-title":"A systematic review on graph neural network-based methods for stock market forecasting","volume":"57","author":"Patel M.","year":"2024","unstructured":"M. Patel, K. Jariwala, and C. Chattopadhyay. 2024. A systematic review on graph neural network-based methods for stock market forecasting. ACM Computing Surveys 57, 2, Article 34 (2024), 1\u201338.","journal-title":"ACM Computing Surveys"},{"issue":"2","key":"e_1_3_3_143_2","article-title":"Concerted wire lifting: Enabling secure and cost-effective split manufacturing","volume":"41","author":"Patnaik S.","year":"2021","unstructured":"S. Patnaik, M. Ashraf, H. Li, J. Knechtel, and O. Sinanoglu. 2021. Concerted wire lifting: Enabling secure and cost-effective split manufacturing. TCAD 41, 2 (2021), 266\u2013280.","journal-title":"TCAD"},{"issue":"12","key":"e_1_3_3_144_2","article-title":"Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging","volume":"39","author":"Patnaik S.","year":"2020","unstructured":"S. Patnaik, M. Ashraf, O. Sinanoglu, and J. Knechtel. 2020. Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging. TCAD 39, 12 (2020), 4466\u20134481.","journal-title":"TCAD"},{"key":"e_1_3_3_145_2","volume-title":"Proceedings of the DATE","author":"Patnaik S.","year":"2018","unstructured":"S. Patnaik, N. Rangarajan, J. Knechtel, O. Sinanoglu, and S. Rakheja. 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices. In Proceedings of the DATE."},{"key":"e_1_3_3_146_2","doi-asserted-by":"publisher","DOI":"10.1145\/2623330.2623732"},{"key":"e_1_3_3_147_2","unstructured":"L. Pouchet and T. Yuki. 2016. PolyBench\/C - The Polyhedral Benchmark Suite. Retrieved from http:\/\/web.cs.ucla.edu\/pouchet\/software\/polybench\/. (2016)."},{"issue":"7","key":"e_1_3_3_148_2","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2016.2518864","article-title":"Variability mitigation in nanometer CMOS integrated systems: A survey of techniques from circuits to software","volume":"104","author":"Rahimi A.","year":"2016","unstructured":"A. Rahimi, L. Benini, and R. K. Gupta. 2016. Variability mitigation in nanometer CMOS integrated systems: A survey of techniques from circuits to software. Proceedings of the IEEE 104, 7 (2016), 1410\u20131448.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_3_149_2","volume-title":"Proceedings of the IRPS","author":"Rahman F.","year":"2016","unstructured":"F. Rahman, D. Forte, and M. M. Tehranipoor. 2016. Reliability vs. security: Challenges and opportunities for developing reliable and secure integrated circuits. In Proceedings of the IRPS."},{"key":"e_1_3_3_150_2","volume-title":"Proceedings of the CCS","author":"Rajendran J.","year":"2013","unstructured":"J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri. 2013. Security analysis of integrated circuit camouflaging. In Proceedings of the CCS."},{"key":"e_1_3_3_151_2","volume-title":"Proceedings of the DATE","author":"Rajendran J.","year":"2013","unstructured":"J. Rajendran, O. Sinanoglu, and R. Karri. 2013. Is split manufacturing secure?. In Proceedings of the DATE."},{"issue":"8","key":"e_1_3_3_152_2","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2014.2332154","article-title":"Regaining trust in VLSI design: Design-for-trust techniques","volume":"102","author":"Rajendran J.","year":"2014","unstructured":"J. Rajendran, O. Sinanoglu, and R. Karri. 2014. Regaining trust in VLSI design: Design-for-trust techniques. Proceedings of the IEEE 102, 8 (2014), 1266\u20131282.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_3_153_2","volume-title":"Proceedings of the DAC","author":"Ramasubramanian S. G.","year":"2013","unstructured":"S. G. Ramasubramanian, S. Venkataramani, A. Parandhaman, and A. Raghunathan. 2013. Relax-and-retime: A methodology for energy-efficient recovery based design. In Proceedings of the DAC."},{"key":"e_1_3_3_154_2","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography4020015"},{"issue":"10","key":"e_1_3_3_155_2","article-title":"MLCAD: A survey of research in machine learning for CAD keynote paper","volume":"41","author":"Rapp M.","year":"2022","unstructured":"M. Rapp, H. Amrouch, Y. Lin, B. Yu, D. Z. Pan, M. Wolf, and J. Henkel. 2022. MLCAD: A survey of research in machine learning for CAD keynote paper. TCAD 41, 10 (2022), 3162\u20133181.","journal-title":"TCAD"},{"key":"e_1_3_3_156_2","volume-title":"Proceedings of the IISWC","author":"Reagen B.","year":"2014","unstructured":"B. Reagen, R. Adolf, P. Whatmough, G. Wei, and D. Brooks. 2014. MachSuite: Benchmarks for accelerator design and customized architectures. In Proceedings of the IISWC."},{"key":"e_1_3_3_157_2","volume-title":"Proceedings of the DAC","author":"Ren H.","unstructured":"H. Ren, G. F. Kokai, W. J. Turner, and T. S. Ku. ParaGraph: Layout parasitics and device parameter prediction using graph neural networks. In Proceedings of the DAC."},{"key":"e_1_3_3_158_2","volume-title":"Proceedings of the ICCAD","author":"Ren H.","year":"2022","unstructured":"H. Ren, S. Nath, Y. Zhang, H. Chen, and M. Liu. 2022. Why are graph neural networks effective for EDA problems? (invited paper). In Proceedings of the ICCAD."},{"issue":"8","key":"e_1_3_3_159_2","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2014.2335155","article-title":"A primer on hardware security: Models, methods, and metrics","volume":"102","author":"Rostami M.","year":"2014","unstructured":"M. Rostami, F. Koushanfar, and R. Karri. 2014. A primer on hardware security: Models, methods, and metrics. Proceedings of the IEEE 102, 8 (2014), 1283\u20131295.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_3_160_2","volume-title":"Proceedings of the ICCAD","author":"Rostami M.","year":"2013","unstructured":"M. Rostami, F. Koushanfar, J. Rajendran, and R. Karri. 2013. Hardware security: Threat models and metrics. In Proceedings of the ICCAD."},{"key":"e_1_3_3_161_2","volume-title":"Proceedings of the DATE","author":"Roy J. A.","unstructured":"J. A. Roy, F. Koushanfar, and L. Igor. EPIC: Ending piracy of integrated circuits. In Proceedings of the DATE."},{"key":"e_1_3_3_162_2","article-title":"SoC: A real platform for IP reuse, IP infringement, and IP protection","author":"Saha D.","year":"2011","unstructured":"D. Saha and S. Sur-Kolay. 2011. SoC: A real platform for IP reuse, IP infringement, and IP protection. VLSI Design (2011).","journal-title":"VLSI Design"},{"key":"e_1_3_3_163_2","doi-asserted-by":"crossref","unstructured":"D. Saha J. Zhou and F. Farahmandi. 2025. Physical Design-Aware Power Side-Channel Leakage Assessment Framework using Deep Learning. Cryptol. ePrint. 2011 1 (2025) 731957.","DOI":"10.1109\/ISCAS56072.2025.11043283"},{"key":"e_1_3_3_164_2","doi-asserted-by":"crossref","DOI":"10.1007\/s00521-023-08346-x","article-title":"Circuit design completion using graph neural networks","author":"Said A.","year":"2023","unstructured":"A. Said, M. Shabbir, B. Broll, W. Abbas, P. V\u00f6lgyesi, and X. Koutsoukos. 2023. Circuit design completion using graph neural networks. Neural Computing and Applications 35, 16 (2023), 12145\u201312157.","journal-title":"Neural Computing and Applications"},{"issue":"2","key":"e_1_3_3_165_2","article-title":"Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas","volume":"25","author":"Sakurai T.","year":"1990","unstructured":"T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. JSSC 25, 2 (1990), 584\u2013594.","journal-title":"JSSC"},{"key":"e_1_3_3_166_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781420007947"},{"issue":"1","key":"e_1_3_3_167_2","doi-asserted-by":"crossref","DOI":"10.1109\/MCE.2016.2614552","article-title":"Hardware security of CE devices [hardware matters]","volume":"6","author":"Sengupta A.","year":"2016","unstructured":"A. Sengupta. 2016. Hardware security of CE devices [hardware matters]. IEEE Consumer Electronics Magazine 6, 1 (2016), 130\u2013133.","journal-title":"IEEE Consumer Electronics Magazine"},{"key":"e_1_3_3_168_2","article-title":"Graph of circuits with GNN for exploring the optimal design space","volume":"36","author":"Shahane A.","year":"2024","unstructured":"A. Shahane, S. Swapna Manjiri, A. Jain, and S. Kumar. 2024. Graph of circuits with GNN for exploring the optimal design space. NeurIPS 36 (2024), 6014\u20136025.","journal-title":"NeurIPS"},{"key":"e_1_3_3_169_2","article-title":"IP protection and supply chain security through logic obfuscation: A systematic overview","author":"Shamsi K.","year":"2019","unstructured":"K. Shamsi, M. Li, K. Plaks, S. Fazzari, D. Z. Pan, and Y. Jin. 2019. IP protection and supply chain security through logic obfuscation: A systematic overview. TODAES 24, 6 (2019), 1\u201336.","journal-title":"TODAES"},{"key":"e_1_3_3_170_2","volume-title":"Proceedings of the ITC","author":"Shi Z.","year":"2022","unstructured":"Z. Shi, M. Li, S. Khan, L. Wang, N. Wang, Y. Huang, and Q. Xu. 2022. Deeptpi: Test point insertion with deep reinforcement learning. In Proceedings of the ITC."},{"issue":"3","key":"e_1_3_3_171_2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/3431389","article-title":"Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach","volume":"17","author":"Sisejkovic D.","year":"2021","unstructured":"D. Sisejkovic, F. Merchant, L. M. Reimann, H. Srivastava, A. Hallawa, and R. Leupers. 2021. Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach. JETC 17, 3, Article 30 (2021), 1\u201326.","journal-title":"JETC"},{"key":"e_1_3_3_172_2","article-title":"Deceptive logic locking for hardware integrity protection against machine learning attacks","author":"Sisejkovic D.","year":"2021","unstructured":"D. Sisejkovic, F. Merchant, L. M. Reimann, and R. Leupers. 2021. Deceptive logic locking for hardware integrity protection against machine learning attacks. TCAD 41, 6 (2021), 1716\u20131729.","journal-title":"TCAD"},{"key":"e_1_3_3_173_2","volume-title":"Proceedings of the VLSI-SoC","author":"Sisejkovic D.","year":"2021","unstructured":"D. Sisejkovic, L. M. Reimann, E. Moussavi, F. Merchant, and R. Leupers. 2021. Logic locking at the frontiers of machine learning: A survey on developments and opportunities. In Proceedings of the VLSI-SoC."},{"issue":"2","key":"e_1_3_3_174_2","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006725","article-title":"The case for lifetime reliability-aware microprocessors","volume":"32","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. 2004. The case for lifetime reliability-aware microprocessors. SIGARCH Computer Architecture News 32, 2 (2004), 276.","journal-title":"SIGARCH Computer Architecture News"},{"key":"e_1_3_3_175_2","article-title":"SCAR: Power side-channel analysis at RTL level","author":"Srivastava A.","year":"2024","unstructured":"A. Srivastava, S. Das, N. Choudhury, R. Psiakis, P. H. Silva, D. Pal, and K. Basu. 2024. SCAR: Power side-channel analysis at RTL level. TVLSI 32, 6 (2024), 1110\u20131123.","journal-title":"TVLSI"},{"issue":"1","key":"e_1_3_3_176_2","article-title":"Reverse engineering digital circuits using structural and functional analyses","volume":"2","author":"Subramanyan P.","year":"2013","unstructured":"P. Subramanyan, N. Tsiskaridze, K. Pasricha, D. Reisman, A. Susnea, and S. Malik. 2013. Reverse engineering digital circuits using structural and functional analyses. TETC 2, 1 (2013), 63\u201380.","journal-title":"TETC"},{"key":"e_1_3_3_177_2","volume-title":"Proceedings of the HOST","author":"Subramanyan P.","year":"2015","unstructured":"P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. In Proceedings of the HOST."},{"key":"e_1_3_3_178_2","doi-asserted-by":"publisher","DOI":"10.1109\/tkde.2022.3201243"},{"key":"e_1_3_3_179_2","volume-title":"Proceedings of the HPCA","author":"Swaminathan K.","year":"2017","unstructured":"K. Swaminathan, N. Chandramoorthy, C. Cher, R. Bertran, A. Buyuktosunoglu, and P. Bose. 2017. Bravo: Balanced reliability-aware voltage optimization. In Proceedings of the HPCA."},{"key":"e_1_3_3_180_2","volume-title":"Primetime User Guide","year":"2015","unstructured":"Synopsys. 2015. Primetime User Guide. Retrieved from http:\/\/www.synopsys.com\/Tools\/Implementation\/SignOff\/Documents\/primetime_ds.pdf"},{"key":"e_1_3_3_181_2","volume-title":"Proceedings of the DAC","author":"Tabrizi A. F.","year":"2018","unstructured":"A. F. Tabrizi, N. K. Darav, S. Xu, L. Rakai, I. Bustany, A. Kennings, and L. Behjat. 2018. A machine learning framework to identify detailed routing short violations from a placed netlist. In Proceedings of the DAC."},{"key":"e_1_3_3_182_2","volume-title":"Proceedings of the ARC","author":"Takamaeda-Yamazaki S.","year":"2015","unstructured":"S. Takamaeda-Yamazaki. 2015. Pyverilog: A python-based hardware design processing toolkit for verilog HDL. In Proceedings of the ARC."},{"key":"e_1_3_3_183_2","doi-asserted-by":"publisher","DOI":"10.1145\/2736277.2741093"},{"key":"e_1_3_3_184_2","article-title":"Support vector data description","volume":"54","author":"Tax D. M.","year":"2004","unstructured":"D. M. Tax and R. P. Duin. 2004. Support vector data description. Machine Learning 54, 1 (2004), 45\u201366.","journal-title":"Machine Learning"},{"key":"e_1_3_3_185_2","volume-title":"Proceedings of the ICCAD","author":"Ustun E.","year":"2020","unstructured":"E. Ustun, C. Deng, D. Pal, Z. Li, and Z. Zhang. 2020. Accurate operation delay prediction for FPGA HLS using graph neural networks. In Proceedings of the ICCAD."},{"key":"e_1_3_3_186_2","article-title":"Conditional image generation with pixelcnn decoders","volume":"29","author":"Oord A. Van den","year":"2016","unstructured":"A. Van den Oord, N. Kalchbrenner, L. Espeholt, O. Vinyals, A. Graves, and K. Kavukcuoglu. 2016. Conditional image generation with pixelcnn decoders. NeurIPS 29 (2016), 4797\u20134805.","journal-title":"NeurIPS"},{"key":"e_1_3_3_187_2","volume-title":"Proceedings of the ICLR","author":"Veli\u010dkovi\u0107 P.","year":"2018","unstructured":"P. Veli\u010dkovi\u0107, G. Cucurull, A. Casanova, A. Romero, P. Lio, and Y. Bengio. 2018. Graph attention networks. In Proceedings of the ICLR."},{"key":"e_1_3_3_188_2","volume-title":"Proceedings of the IVSW","author":"Wallat S.","year":"2017","unstructured":"S. Wallat, M. Fyrbiak, M. Schl\u00f6gel, and C. Paar. 2017. A look at the dark side of hardware reverse engineering-a case study. In Proceedings of the IVSW."},{"key":"e_1_3_3_189_2","unstructured":"Fangxin Wang Yuqing Liu Kay Liu Yibo Wang Sourav Medya and Philip S. Yu. 2025. Uncertainty in Graph Neural Networks: A Survey. (2025). arxiv:2403.07185. Retrieved from https:\/\/arxiv.org\/abs\/2403.07185"},{"issue":"5","key":"e_1_3_3_190_2","doi-asserted-by":"crossref","DOI":"10.1109\/MDAT.2017.2729398","article-title":"Probing attacks on integrated circuits: Challenges and research opportunities","volume":"34","author":"Wang H.","year":"2017","unstructured":"H. Wang, D. Forte, M. M. Tehranipoor, and Q. Shi. 2017. Probing attacks on integrated circuits: Challenges and research opportunities. IEEE Design & Test 34, 5 (2017), 63\u201371.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_3_191_2","volume-title":"Proceedings of the DAC","author":"Wang H.","year":"2020","unstructured":"H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H. Lee, and S. Han. 2020. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In Proceedings of the DAC."},{"key":"e_1_3_3_192_2","unstructured":"H. Wang J. Yang H. Lee and S. Han. 2018. Learning to design circuits. (2018) arXiv:1812.02734. Retrieved from https:\/\/arxiv.org\/abs\/1812.02734"},{"issue":"4","key":"e_1_3_3_193_2","article-title":"GRAND: A graph neural network framework for improved diagnosis","volume":"43","author":"Wang H.","year":"2024","unstructured":"H. Wang, Z. Zhang, H. Xiong, D. Zou, Y. Chen, and H. Jin. 2024. GRAND: A graph neural network framework for improved diagnosis. TCAD 43, 4 (2024), 1288\u20131301.","journal-title":"TCAD"},{"key":"e_1_3_3_194_2","volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","author":"Wang L.","year":"2009","unstructured":"L. Wang, Y. Chang, and K. Cheng. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann."},{"key":"e_1_3_3_195_2","unstructured":"M. Wang D. Zheng Z. Ye Q. Gan M. Li X. Song J. Zhou C. Ma L. Yu Y. Gai T. Xiao T. He G. Karypis J. Li and Z. Zhang. 2020. Deep Graph Library: A Graph-Centric Highly-Performant Package for Graph Neural Networks. (2020). arxiv:1909.01315. Retrieved from https:\/\/arxiv.org\/abs\/1909.01315"},{"key":"e_1_3_3_196_2","doi-asserted-by":"crossref","DOI":"10.2737\/FPL-GTR-290","volume-title":"Proceedings of the DAC","author":"Wang Z.","year":"2022","unstructured":"Z. Wang, C. Bai, Z. He, G. Zhang, Q. Xu, T. Y. Ho, B. Yu, and Y. Huang. 2022. Functionality matters in netlist representation learning. In Proceedings of the DAC."},{"key":"e_1_3_3_197_2","volume-title":"Proceedings of the ISVLSI","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, L. Alrahis, L. Mankali, J. Knechtel, and O. Sinanoglu. 2024. LLMs and the future of chip design: Unveiling security risks and building trust. In Proceedings of the ISVLSI."},{"issue":"8","key":"e_1_3_3_198_2","article-title":"Efficient arithmetic block identification with graph learning and network-flow","volume":"42","author":"Wang Z.","year":"2023","unstructured":"Z. Wang, Z. He, C. Bai, H. Yang, and B. Yu. 2023. Efficient arithmetic block identification with graph learning and network-flow. TCAD 42, 8 (2023), 2591\u20132603.","journal-title":"TCAD"},{"key":"e_1_3_3_199_2","unstructured":"H. Wilson. 2020. Heterogeneous GraphSAGE (HinSAGE). (2020). Retrieved from https:\/\/github.com\/stellargraph\/stellargraph"},{"issue":"2","key":"e_1_3_3_200_2","article-title":"Graph neural networks for natural language processing: A survey","volume":"16","author":"Wu L.","year":"2023","unstructured":"L. Wu, Y. Chen, K. Shen, X. Guo, H. Gao, S. Li, J. Pei, and B. Long. 2023. Graph neural networks for natural language processing: A survey. Foundations and Trends in Machine Learning 16, 2 (2023), 119\u2013328.","journal-title":"Foundations and Trends in Machine Learning"},{"key":"e_1_3_3_201_2","volume-title":"Proceedings of the ASAP","author":"Wu N.","year":"2022","unstructured":"N. Wu, J. Lee, Y. Xie, and C. Hao. 2022. Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models. In Proceedings of the ASAP."},{"key":"e_1_3_3_202_2","volume-title":"Proceedings of the DAC","author":"Wu N.","year":"2023","unstructured":"N. Wu, Y. Li, C. Hao, S. Dai, C. Yu, and Y. Xie. 2023. Gamora: Graph learning based symbolic reasoning for large-scale boolean networks. In Proceedings of the DAC."},{"key":"e_1_3_3_203_2","volume-title":"Proceedings of the GLSVLSI","author":"Wu N.","year":"2021","unstructured":"N. Wu, Y. Xie, and C. Hao. 2021. IRONMAN: GNN-assisted design space exploration in high-level synthesis via reinforcement learning. In Proceedings of the GLSVLSI."},{"key":"e_1_3_3_204_2","article-title":"IronMan-Pro: Multi-objective design space exploration in HLS via reinforcement learning and graph neural network based modeling","author":"Wu N.","year":"2022","unstructured":"N. Wu, Y. Xie, and C. Hao. 2022. IronMan-Pro: Multi-objective design space exploration in HLS via reinforcement learning and graph neural network based modeling. TCAD 42, 3 (2022), 900\u2013913.","journal-title":"TCAD"},{"key":"e_1_3_3_205_2","volume-title":"Proceedings of the DAC","author":"Wu N.","year":"2022","unstructured":"N. Wu, H. Yang, Y. Xie, P. Li, and C. Hao. 2022. High-level synthesis performance prediction using GNNs: Benchmarking, modeling, and advancing. In Proceedings of the DAC."},{"key":"e_1_3_3_206_2","doi-asserted-by":"publisher","DOI":"10.1145\/3535101"},{"issue":"1","key":"e_1_3_3_207_2","article-title":"A comprehensive survey on graph neural networks","volume":"32","author":"Wu Z.","year":"2021","unstructured":"Z. Wu, S. Pan, F. Chen, G. Long, C. Zhang, and P. S. Yu. 2021. A comprehensive survey on graph neural networks. TNNLS 32, 1 (2021), 4\u201324.","journal-title":"TNNLS"},{"key":"e_1_3_3_208_2","volume-title":"Proceedings of the ASP-DAC","author":"Xie Z.","year":"2021","unstructured":"Z. Xie, R. Liang, X. Xu, J. Hu, Y. Duan, and Y. Chen. 2021. Net2: A graph attention network method customized for pre-placement net length estimation. In Proceedings of the ASP-DAC."},{"key":"e_1_3_3_209_2","volume-title":"Proceedings of the ICLR","author":"Xu K.","year":"2019","unstructured":"K. Xu, W. Hu, J. Leskovec, and S. Jegelka. 2019. How powerful are graph neural networks?. In Proceedings of the ICLR."},{"issue":"6","key":"e_1_3_3_210_2","article-title":"An intelligent fault detection approach for digital integrated circuits through graph neural networks","volume":"20","author":"Xu Z.","year":"2023","unstructured":"Z. Xu. 2023. An intelligent fault detection approach for digital integrated circuits through graph neural networks. Mathematical Biosciences and Engineering 20, 6 (2023), 9992\u201310006.","journal-title":"Mathematical Biosciences and Engineering"},{"key":"e_1_3_3_211_2","volume-title":"Proceedings of the NeurIPS","author":"Yang S.","year":"2022","unstructured":"S. Yang, Z. Yang, D. Li, Y. Zhang, Z. Zhang, G. Song, and J. HAO. 2022. Versatile multi-stage graph neural network for circuit representation. In Proceedings of the NeurIPS."},{"issue":"10","key":"e_1_3_3_212_2","article-title":"Golden reference-free hardware trojan localization using graph convolutional network","volume":"30","author":"Yasaei R.","year":"2022","unstructured":"R. Yasaei, S. Faezi, and M. A. A. Faruque. 2022. Golden reference-free hardware trojan localization using graph convolutional network. TVLSI 30, 10 (2022), 1401\u20131411.","journal-title":"TVLSI"},{"key":"e_1_3_3_213_2","article-title":"Hardware trojan detection using graph neural networks","author":"Yasaei R.","year":"2022","unstructured":"R. Yasaei, L. Chen, S. Yu, and M. A. A. Faruque. 2022. Hardware trojan detection using graph neural networks. TCAD 44, 1 (2022), 25\u201338.","journal-title":"TCAD"},{"key":"e_1_3_3_214_2","volume-title":"Proceedings of the DATE","author":"Yasaei R.","year":"2021","unstructured":"R. Yasaei, S. Yu, and M. A. Al Faruque. 2021. GNN4TJ: Graph neural networks for hardware trojan detection at register transfer level. In Proceedings of the DATE."},{"key":"e_1_3_3_215_2","volume-title":"Proceedings of the DAC","author":"Yasaei R.","year":"2021","unstructured":"R. Yasaei, S. Yu, E. K. Naeini, and M. A. A. Faruque. 2021. GNN4IP: Graph neural network for hardware intellectual property piracy detection. In Proceedings of the DAC."},{"issue":"2","key":"e_1_3_3_216_2","article-title":"Removal attacks on logic locking and camouflaging techniques","volume":"8","author":"Yasin M.","year":"2020","unstructured":"M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2020. Removal attacks on logic locking and camouflaging techniques. TETC 8, 2 (2020), 517\u2013532.","journal-title":"TETC"},{"key":"e_1_3_3_217_2","article-title":"Fast aging-aware timing analysis framework with temporal-spatial graph neural network","author":"Ye J.","year":"2023","unstructured":"J. Ye, P. Ren, Y. Xue, H. Fang, and Z. Ji. 2023. Fast aging-aware timing analysis framework with temporal-spatial graph neural network. TCAD 43, 6 (2023), 1862\u20131871.","journal-title":"TCAD"},{"key":"e_1_3_3_218_2","volume-title":"Proceedings of the ASP-DAC","author":"Ye Y.","year":"2023","unstructured":"Y. Ye, T. Chen, Y. Gao, H. Yan, B. Yu, and L. Shi. 2023. Graph-learning-driven path-based timing analysis results predictor from graph-based timing analysis. In Proceedings of the ASP-DAC."},{"key":"e_1_3_3_219_2","article-title":"Gnnexplainer: Generating explanations for graph neural networks","volume":"32","author":"Ying Z.","year":"2019","unstructured":"Z. Ying, D. Bourgeois, J. You, M. Zitnik, and J. Leskovec. 2019. Gnnexplainer: Generating explanations for graph neural networks. NeurIPS 32 (2019), 9244\u20139255.","journal-title":"NeurIPS"},{"key":"e_1_3_3_220_2","article-title":"Graph contrastive learning with augmentations","volume":"33","author":"You Y.","year":"2020","unstructured":"Y. You, T. Chen, Y. Sui, T. Chen, Z. Wang, and Y. Shen. 2020. Graph contrastive learning with augmentations. NeurIPS 33 (2020), 5812\u20135823.","journal-title":"NeurIPS"},{"key":"e_1_3_3_221_2","volume-title":"Proceedings of the HOST","author":"Yu S. Y.","year":"2021","unstructured":"S. Y. Yu, R. Yasaei, Q. Zhou, T. Nguyen, and M. A. A. Faruque. 2021. HW2VEC: A graph learning tool for automating hardware security. In Proceedings of the HOST."},{"key":"e_1_3_3_222_2","volume-title":"Proceedings of the ICLR","author":"Zeng H.","year":"2019","unstructured":"H. Zeng, H. Zhou, A. Srivastava, R. Kannan, and V. Prasanna. 2019. GraphSAINT: Graph sampling based inductive learning method. In Proceedings of the ICLR."},{"key":"e_1_3_3_223_2","volume-title":"Proceedings of the ISCAS","author":"Zhan P.","year":"2023","unstructured":"P. Zhan, H. Shen, S. Li, and H. Li. 2023. BGNN-HT: Bidirectional graph neural network for hardware trojan cells detection at gate level. In Proceedings of the ISCAS."},{"key":"e_1_3_3_224_2","volume-title":"Proceedings of the ICML","author":"Zhang G.","year":"2019","unstructured":"G. Zhang, H. He, and D. Katabi. 2019. Circuit-GNN: Graph neural networks for distributed circuit design. In Proceedings of the ICML."},{"key":"e_1_3_3_225_2","volume-title":"Proceedings of the NIPS","author":"Zhang M.","year":"2018","unstructured":"M. Zhang and Y. Chen. 2018. Link Prediction Based on Graph Neural Networks. In Proceedings of the NIPS."},{"key":"e_1_3_3_226_2","volume-title":"Proceedings of the AAAI","author":"Zhang M.","year":"2018","unstructured":"M. Zhang, Z. Cui, M. Neumann, and Y. Chen. 2018. An end-to-end deep learning architecture for graph classification. In Proceedings of the AAAI."},{"key":"e_1_3_3_227_2","article-title":"D-vae: A variational autoencoder for directed acyclic graphs","volume":"32","author":"Zhang M.","year":"2019","unstructured":"M. Zhang, S. Jiang, Z. Cui, R. Garnett, and Y. Chen. 2019. D-vae: A variational autoencoder for directed acyclic graphs. NeurIPS 32 (2019), 1588\u20131600.","journal-title":"NeurIPS"},{"key":"e_1_3_3_228_2","volume-title":"Proceedings of the DAC","author":"Zhang Y.","year":"2020","unstructured":"Y. Zhang, H. Ren, and B. Khailany. 2020. GRANNITE: Graph neural network inference for transferable power estimation. In Proceedings of the DAC."},{"issue":"3","key":"e_1_3_3_229_2","article-title":"Extraction of process variation parameters in FinFET technology based on compact modeling and characterization","volume":"65","author":"Zhang Z.","year":"2018","unstructured":"Z. Zhang, X. Jiang, R. Wang, S. Guo, Y. Wang, and R. Huang. 2018. Extraction of process variation parameters in FinFET technology based on compact modeling and characterization. TED 65, 3 (2018), 847\u2013854.","journal-title":"TED"},{"key":"e_1_3_3_230_2","volume-title":"Proceedings of the DATE","author":"Zhao D.","year":"2023","unstructured":"D. Zhao, S. Yuan, Y. Sun, S. Tu, and L. Xu. 2023. DeepTH: Chip placement with deep reinforcement learning using a three-head policy network. In Proceedings of the DATE."},{"key":"e_1_3_3_231_2","volume-title":"Proceedings of the GLSVLSI","author":"Zhao G.","year":"2022","unstructured":"G. Zhao and K. Shamsi. 2022. Graph neural network based netlist operator detection under circuit rewriting. In Proceedings of the GLSVLSI."},{"key":"e_1_3_3_232_2","volume-title":"Proceedings of the ICCAD","author":"Zhou X.","year":"2022","unstructured":"X. Zhou, J. Ye, C. W. Pui, K. Shao, G. Zhang, B. Wang, J. Hao, G. Chen, and P. A. Heng. 2022. Heterogeneous graph neural network-based imitation learning for gate sizing acceleration. In Proceedings of the ICCAD."},{"key":"e_1_3_3_233_2","volume-title":"Proceedings of the AICAS","author":"Zhu L.","year":"2023","unstructured":"L. Zhu, Y. Gu, and X. Guo. 2023. RC-GNN: Fast and accurate signoff wire delay estimation with customized graph neural networks. In Proceedings of the AICAS."}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3769081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T11:47:46Z","timestamp":1761565666000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3769081"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,27]]},"references-count":232,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2026,3,31]]}},"alternative-id":["10.1145\/3769081"],"URL":"https:\/\/doi.org\/10.1145\/3769081","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,27]]},"assertion":[{"value":"2024-11-04","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-08-29","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-10-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}