{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T14:49:04Z","timestamp":1764859744944,"version":"3.46.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"4","funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2022YFB4500900"],"award-info":[{"award-number":["2022YFB4500900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2025,12,31]]},"abstract":"<jats:p>This article presents AHCA, an agile design framework for Field Programmable Gate Array (FPGA)-based Hashcat acceleration that automates the generation of optimized register transfer level (RTL) code. Our approach is centered on a proposed automated design method using a parameterized domain-specific template (DST) and a specific hardware operator library. The framework analyzes an algorithm\u2019s graph to extract key hardware operators and their interconnection network. To support diverse user inputs, we introduce an innovative operator matching strategy using subgraph isomorphism, which maps algorithms to our operator library. This matched information, combined with design space exploration (DSE), is used to configure the DST and generate the final RTL code, avoiding redundancy for previously implemented algorithms. Compared to state-of-the-art high-level synthesis (HLS) tools, AHCA demonstrates a maximum performance enhancement of 797\u00d7, a Look-Up table (LUT) efficiency improvement of up to 105\u00d7, and an energy efficiency gain of up to 676\u00d7. When deployed on an FPGA for password cracking, the AHCA-generated hardware achieves a 63.95\u00d7 enhancement in energy efficiency over CPUs and a 4.71\u00d7 improvement over GPUs.<\/jats:p>","DOI":"10.1145\/3770760","type":"journal-article","created":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T13:49:55Z","timestamp":1760104195000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["AHCA: Agile Design Framework for Hashcat Acceleration Based on FPGA"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7235-3098","authenticated-orcid":false,"given":"Liming","family":"Deng","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5917-9914","authenticated-orcid":false,"given":"Guowei","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8698-6584","authenticated-orcid":false,"given":"Xitian","family":"Fan","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0339-7093","authenticated-orcid":false,"given":"Wei","family":"Cao","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4178-4094","authenticated-orcid":false,"given":"Xuegong","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7456-8377","authenticated-orcid":false,"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8983-4586","authenticated-orcid":false,"given":"Shaobo","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhejiang Lab, Hangzhou, China"}]}],"member":"320","published-online":{"date-parts":[[2025,12,4]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"GitHub. 2024. Hashcat. Retrieved September 2 2025 from https:\/\/github.com\/hashcat\/hashcat"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218756"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218553"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3656401"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293986"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.14778\/2732286.2732289"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Hasan Genc Seah Kim Alon Amid Ameer Haj-Ali Vighnesh Iyer and Pranav Prakash. 2021. Gemmini: Enabling systematic deep-learning architecture evaluation via full-stack integration. arXiv:1911.09925. Retrieved from https:\/\/arxiv.org\/abs\/1911.09925","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-21568-2_11"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3678890.3678919"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534933"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2022.102667"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801229"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Peng Liu Shunbin Li and Qingyuan Ding. 2019. An energy-efficient accelerator based on hybrid CPU-FPGA devices for password recovery. IEEE Transactions on Computers 68 2 (2019) 170\u2013181. DOI: 10.1109\/TC.2018.2868191","DOI":"10.1109\/TC.2018.2868191"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001346"},{"key":"e_1_3_1_21_2","first-page":"1","volume-title":"Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Shan Weiwei","year":"2014","unstructured":"Weiwei Shan, Longxing Shi, Xingyuan Fu, Xiao Zhang, Chaoxuan Tian, Zhipeng, and Xu, Yang. 2014. A side-channel analysis resistant reconfigurable cryptographic coprocessor supporting multiple block cipher algorithms. In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), 1\u20136."},{"key":"e_1_3_1_22_2","unstructured":"Synopsys Inc. 2025. VCS Functional Verification Solution. Retrieved June 23 2025 from https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379256"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00086"},{"key":"e_1_3_1_28_2","unstructured":"Xilinx\/AMD. 2023. UltraScale Architecture and Product Data Sheet: Overview. DS890 (v2.8). Xilinx Inc. Retrieved from https:\/\/docs.amd.com\/v\/u\/en-US\/ds890-ultrascale-overview"},{"key":"e_1_3_1_29_2","unstructured":"Xilinx Inc. 2024. Vitis High-Level Synthesis User Guide (UG1399). Document Number: UG1399. Retrieved from https:\/\/docs.amd.com\/r\/en-US\/ug1399-vitis-hls"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3323165.3323170"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530631"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3770760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T14:42:11Z","timestamp":1764859331000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3770760"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,4]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,12,31]]}},"alternative-id":["10.1145\/3770760"],"URL":"https:\/\/doi.org\/10.1145\/3770760","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2025,12,4]]},"assertion":[{"value":"2025-06-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-09-28","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-12-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}