{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T11:16:30Z","timestamp":1783163790782,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":103,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T00:00:00Z","timestamp":1783209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,7,6]]},"DOI":"10.1145\/3774895.3820148","type":"proceedings-article","created":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T09:18:16Z","timestamp":1782811096000},"page":"173-179","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Ramulator 2.1: A Composable Memory System Simulator for Modern DRAM Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-0849-8724","authenticated-orcid":false,"given":"Haocong","family":"Luo","sequence":"first","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2718-0297","authenticated-orcid":false,"given":"F. Nisa","family":"Bostanci","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5333-5726","authenticated-orcid":false,"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9533-5264","authenticated-orcid":false,"given":"Maria","family":"Makeenkova","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1184-1026","authenticated-orcid":false,"given":"Ziad","family":"Malik","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4948-4945","authenticated-orcid":false,"given":"Ipek","family":"Akdeniz","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"SAFARI Research Group, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,5]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"SAFARI Research Group. Ramulator 2 \u2014 GitHub Repository 2023. URL https:\/\/github.com\/CMU-SAFARI\/ramulator2."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Weikun Yang and Onur Mutlu. Ramulator: A Fast and Extensible DRAM Simulator. CAL 2016.","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_1_4_2","unstructured":"SAFARI Research Group. Ramulator \u2014 GitHub Repository 2016. URL https:\/\/github.com\/CMU-SAFARI\/ramulator."},{"key":"e_1_3_3_1_5_2","unstructured":"Haocong Luo Yahya\u00a0Can Tu\u011frul F.\u00a0Nisa Bostanc\u0131 Ataberk Olgun A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. Ramulator 2.0: A Modern Modular and Extensible DRAM Simulator. CAL 2023."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"F.\u00a0Nisa Bostanc\u0131 Haocong Luo Ataberk Olgun Maria Makeenkova Geraldo\u00a0F. Oliveira A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0. In ISPASS 2026.","DOI":"10.1109\/ISPASS69572.2026.00029"},{"key":"e_1_3_3_1_7_2","unstructured":"Robert\u00a0H. Dennard. Field-Effect Transistor Memory 1968. U.S. Patent 3 387 286."},{"key":"e_1_3_3_1_8_2","unstructured":"JEDEC Solid State Technology Association. High Bandwidth Memory DRAM (HBM3). JEDEC Standard JESD238 JEDEC 2022."},{"key":"e_1_3_3_1_9_2","unstructured":"JEDEC Solid State Technology Association. High Bandwidth Memory (HBM4) DRAM. JEDEC Standard JESD270-4 JEDEC 2025."},{"key":"e_1_3_3_1_10_2","unstructured":"JEDEC Solid State Technology Association. Graphics Double Data Rate (GDDR7) SGRAM. JEDEC Standard JESD239 JEDEC 2024."},{"key":"e_1_3_3_1_11_2","unstructured":"JEDEC Solid State Technology Association. Low Power Double Data Rate (LPDDR) 5\/5X. JEDEC Standard JESD209-5 JEDEC 2019."},{"key":"e_1_3_3_1_12_2","unstructured":"JEDEC Solid State Technology Association. Low Power Double Data Rate (LPDDR) 6. JEDEC Standard JESD209-6 JEDEC 2025."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Michael Papamichael Onur Mutlu and Mor Harchol-Balter. Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In MICRO 2010.","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"O.\u00a0Mutlu and T.\u00a0Moscibroda. Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems. In ISCA 2008.","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Dongsu Han Onur Mutlu and Mor Harchol-Balter. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In HPCA 2010.","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu and Thomas Moscibroda. Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors. In MICRO 2007.","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri Kevin Hsieh Amirali Boroumand Donghyuk Lee Michael\u00a0A. Kozuch Onur Mutlu Phillip\u00a0B. Gibbons and Todd\u00a0C. Mowry. Fast Bulk Bitwise AND and OR in DRAM. CAL 2015.","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_3_1_18_2","unstructured":"Vivek Seshadri Donghyuk Lee Thomas Mullins Hasan Hassan Amirali Boroumand Jeremie Kim Michael\u00a0A Kozuch Onur Mutlu Phillip\u00a0B Gibbons and Todd\u00a0C Mowry. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO 2017."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Nastaran Hajinazar Geraldo\u00a0F Oliveira Sven Gregorio Jo\u00e3o\u00a0Dinis Ferreira Nika\u00a0Mansouri Ghiasi Minesh Patel Mohammed Alser Saugata Ghose Juan G\u00f3mez-Luna and Onur Mutlu. SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM. In ASPLOS 2021.","DOI":"10.1145\/3445814.3446749"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Yahya\u00a0Can Tugrul F.\u00a0Nisa Bostanci Geraldo\u00a0F. de\u00a0Oliveira A.\u00a0Giray Yaglikci Ataberk Olgun Melina Soysal Haocong Luo Juan\u00a0Gomez Luna Mohammad Sadrosadati and Onur Mutlu. Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis. In DSN 2024.","DOI":"10.1109\/DSN58291.2024.00024"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F Oliveira Ataberk Olgun A.\u00a0Giray Yaglik\u00e7i F.\u00a0Nisa Bostanci Juan G\u00f3mez-Luna Saugata Ghose and Onur Mutlu. MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing. In HPCA 2024.","DOI":"10.1109\/HPCA57654.2024.00024"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Yahya\u00a0Can Tugrul Ataberk Olgun F.\u00a0Nisa Bostanci A.\u00a0Giray Yaglikci Geraldo\u00a0F. de\u00a0Oliveira Haocong Luo Juan\u00a0Gomez Luna Mohammad Sadrosadati and Onur Mutlu. Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis. In HPCA 2024.","DOI":"10.1109\/HPCA57654.2024.00030"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun Geraldo\u00a0F Oliveira and Ismail\u00a0E Yuksel. Memory-Centric Computing: Recent Advances in Processing-in-DRAM. In IEDM 2024.","DOI":"10.1109\/IEDM50854.2024.10873410"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Juan\u00a0G\u00f3mez Luna Konstantinos Kanellopoulos Behzad Salami Hasan Hassan Oguz Ergin and Onur Mutlu. PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM. TACO 2022.","DOI":"10.1145\/3563697"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0Francisco de\u00a0Oliveira\u00a0Junior Mayank Kabra Yuxin Guo Kangqi Chen Abdullah\u00a0Giray Yaglikci Melina Soysal Mohammad Sadrosadati Joaquin Olivares\u00a0Bueno Saugata Ghose Juan G\u00f3mez-Luna and Onur Mutlu. Proteus: Achieving High-Performance Processing-Using-DRAM with Dynamic Bit-Precision Adaptive Data Representation and Flexible Arithmetic. In ICS 2025.","DOI":"10.1145\/3721145.3730420"},{"key":"e_1_3_3_1_26_2","unstructured":"Jeremie\u00a0S. Kim Minesh Patel Hasan Hassan and Onur Mutlu. The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency\u2013Reliability Tradeoff in Modern Commodity DRAM Devices. In HPCA 2018."},{"key":"e_1_3_3_1_27_2","unstructured":"Jeremie\u00a0S Kim Minesh Patel Hasan Hassan Lois Orosa and Onur Mutlu. D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput. In HPCA 2019."},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Minesh Patel A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Haocong Luo Jeremie\u00a0S. Kim Nisa Bostanci Nandita Vijaykumar Oguz Ergin and Onur Mutlu. QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips. In ISCA 2021.","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"Fei Gao Georgios Tziantzioulis and David Wentzlaff. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs. In MICRO 2019.","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"crossref","unstructured":"Vivek Seshadri Yoongu Kim Chris Fallin Donghyuk Lee Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo Onur Mutlu Phillip\u00a0B Gibbons Michael\u00a0A Kozuch and Todd Mowry. RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization. In MICRO 2013.","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_3_1_31_2","unstructured":"Umut Baser Ismail\u00a0Emir Yuksel F.\u00a0Nisa Bostanci Konstantinos Sgouras Ataberk Olgun Emre\u00a0Hakan Demirli Zhiheng Yue Harsh Songara Oguz Ergin and Onur Mutlu. In-DRAM Signature Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Off-The-Shelf DRAM Chips. DSN Disrupt 2026."},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Ataberk Olgun Nisa Bostanc\u0131 O\u011fuzhan Canpolat Geraldo\u00a0F. Oliveira Mohammad Sadrosadati Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips. In ICCD 2025.","DOI":"10.1109\/ICCD65941.2025.00130"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"crossref","unstructured":"Daichi Tokuda T.\u00a0Kubo Ismail\u00a0Emir Yuksel Ataberk Olgun Haocong Luo T.\u00a0Nagatani Geraldo\u00a0F. Oliveira A.\u00a0Giray Yaglikci Mohammad Sadrosadati Onur Mutlu and Shinya Takamaeda-Yamazaki. Clutch: High Performance Vector-Scalar Comparison using DRAM via Chunked Temporal Coding. In ICS 2026.","DOI":"10.1145\/3797905.3800550"},{"key":"e_1_3_3_1_34_2","unstructured":"Daichi Tokuda Ismail\u00a0Emir Yuksel Tatsuya Kubo Ataberk Olgun Haocong Luo Nisa Bostanci Jikun Wang A.\u00a0Giray Yaglikci Shinya Takamaeda-Yamazaki and Onur Mutlu. PuDGhost: Experimental Analysis of Computation Result Corruption in Processing-using-DRAM Operations on Real DRAM Chips and Implications for Future Systems. In ISCA 2026."},{"key":"e_1_3_3_1_35_2","unstructured":"Tatsuya Kubo Masayuki Usui Tomoya Nagatani Daichi Tokuda Lei Qu Ting Cao and Shinya Takamaeda-Yamazaki. Bulk Bitwise Accumulation in Commercial DRAM. In MLNCP 2024."},{"key":"e_1_3_3_1_36_2","unstructured":"Vivek Seshadri and Onur Mutlu. In-DRAM Bulk Bitwise Execution Engine 2020. URL https:\/\/arxiv.org\/abs\/1905.09822."},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"crossref","unstructured":"Quan Deng Lei Jiang Youtao Zhang Minxuan Zhang and Jun Yang. DrAcc: A DRAM Based Accelerator for Accurate CNN Inference. In DAC 2018.","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"crossref","unstructured":"Xin Xin Youtao Zhang and Jun Yang. ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM. In HPCA 2020.","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"crossref","unstructured":"Hoon Shin Rihae Park and Jae\u00a0W. Lee. A Processing-using-Memory Architecture for Commodity DRAM Devices with Enhanced Compatibility and Reliability. In ICCAD 2024.","DOI":"10.1145\/3676536.3676771"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"crossref","unstructured":"Ryan Wong Ben Feinberg and Saugata Ghose. DARTH-PUM: A Hybrid Processing-Using-Memory Architecture. In ASPLOS 2026.","DOI":"10.1145\/3779212.3790151"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"crossref","unstructured":"Minh S.\u00a0Q. Truong Eric Chen Deanyone Su Liting Shen Alexander Glass L.\u00a0Richard Carley James\u00a0A. Bain and Saugata Ghose. RACER: Bit-Pipelined Processing Using Resistive Memory. In MICRO 2021.","DOI":"10.1145\/3466752.3480071"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"crossref","unstructured":"Minh S.\u00a0Q. Truong Yiqiu Sun Dawei Xiong Amol Shah Alexander Glass Abraham Farrell James\u00a0A. Bain L.\u00a0Richard Carley and Saugata Ghose. The Memory Processing Unit: A Generalized Interface for End-to-End In-Memory Execution. In HPCA 2026.","DOI":"10.1109\/HPCA68181.2026.11408599"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"crossref","unstructured":"Fei Gao Georgios Tziantzioulis and David Wentzlaff. FracDRAM: Fractional Values in Off-the-Shelf DRAM. In MICRO 2022.","DOI":"10.1109\/MICRO56248.2022.00066"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel Akash Sood Ataberk Olgun O\u011fuzhan Canpolat Haocong Luo Nisa Bostanci Mohammad Sadrosadati A.\u00a0Giray Yaglikci and Onur Mutlu. PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips. In ISCA 2025.","DOI":"10.1145\/3695053.3731030"},{"key":"e_1_3_3_1_45_2","unstructured":"Sukhan Lee Shin-haeng Kang Jaehoon Lee Hyeonsu Kim Eojin Lee Seungwoo Seo Hosang Yoon Seungwon Lee Kyounghwan Lim Hyunsung Shin Jinhyun Kim O\u00a0Seongil Anand Iyer David Wang Kyomin Sohn and Nam\u00a0Sung Kim. Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product. In ISCA 2021."},{"key":"e_1_3_3_1_46_2","unstructured":"Mingxuan He Choungki Song Ilkon Kim Chunseok Jeong Seho Kim Il\u00a0Park Mithuna Thottethodi and T.\u00a0N. Vijaykumar. Newton: A DRAM-maker\u2019s Accelerator-in-Memory (AiM) Architecture for Machine Learning. In MICRO 2020."},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"crossref","unstructured":"Yongkee Kwon Kornijcuk Vladimir Nahsung Kim Woojae Shin Jongsoon Won Minkyu Lee Hyunha Joo Haerang Choi Guhyun Kim Byeongju An Jeongbin Kim Jaewook Lee Ilkon Kim Jaehan Park Chanwook Park Yosub Song Byeongsu Yang Hyungdeok Lee Seho Kim Daehan Kwon Seongju Lee Kyuyoung Kim Sanghoon Oh Joonhong Park Gimoon Hong Dongyoon Ka Kyudong Hwang Jeongje Park Kyeongpil Kang Jungyeon Kim Junyeol Jeon Myeongjun Lee Minyoung Shin Minhwan Shin Jaekyung Cha Changson Jung Kijoon Chang Chunseok Jeong Euicheol Lim Il\u00a0Park and Junhyun Chun. System Architecture and Software Stack for GDDR6-AiM. In Hot Chips 2022.","DOI":"10.1109\/HCS55958.2022.9895629"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"crossref","unstructured":"Seongju Lee Kyuyoung Kim Sanghoon Oh Joonhong Park Gimoon Hong Dongyoon Ka Kyudong Hwang Jeongje Park Kyeongpil Kang Jungyeon Kim Junyeol Jeon Nahsung Kim Yongkee Kwon Kornijcuk Vladimir Woojae Shin Jongsoon Won Minkyu Lee Hyunha Joo Haerang Choi Jaewook Lee Donguc Ko Younggun Jun Keewon Cho Ilwoong Kim Choungki Song Chunseok Jeong Daehan Kwon Jieun Jang Il\u00a0Park Junhyun Chun and Joohwan Cho. A 1ynm 1.25V 8Gb 16Gb\/s\/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications. In ISSCC 2022.","DOI":"10.1109\/ISSCC42614.2022.9731711"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"crossref","unstructured":"Amin Farmahini-Farahani Jung\u00a0Ho Ahn Katherine Morrow and Nam\u00a0Sung Kim. NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules. In HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_3_1_50_2","unstructured":"Junwhan Ahn Sungpack Hong Sungjoo Yoo Onur Mutlu and Kiyoung Choi. A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing. In ISCA 2015."},{"key":"e_1_3_3_1_51_2","unstructured":"Junwhan Ahn Sungjoo Yoo Onur Mutlu and Kiyoung Choi. PIM-Enabled Instructions: A Low-Overhead Locality-Aware Processing-in-Memory Architecture. In ISCA 2015."},{"key":"e_1_3_3_1_52_2","unstructured":"Lifeng Nai Ramyad Hadidi Jaewoong Sim Hyojong Kim Pranith Kumar and Hyesoon Kim. GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks. In HPCA 2017."},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"crossref","unstructured":"Hadi Asghari-Moghaddam Young\u00a0Hoon Son Jung\u00a0Ho Ahn and Nam\u00a0Sung Kim. Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems. In MICRO 2016.","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"crossref","unstructured":"Erfan Azarkhish Davide Rossi Igor Loi and Luca Benini. Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube. In ARCS 2016.","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"e_1_3_3_1_55_2","doi-asserted-by":"crossref","unstructured":"Amirali Boroumand Saugata Ghose Youngsok Kim Rachata Ausavarungnirun Eric Shiu Rahul Thakur Daehyun Kim Aki Kuusela Allan Knies Parthasarathy Ranganathan and Onur Mutlu. Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In ASPLOS 2018.","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"crossref","unstructured":"Hyunsung Shin Dongyoung Kim Eunhyeok Park Sungho Park Yongsik Park and Sungjoo Yoo. McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM. TCAD 2018.","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"crossref","unstructured":"Dongping Zhang Nuwan Jayasena Alexander Lyashevsky Joseph\u00a0L. Greathouse Lifan Xu and Michael Ignatowski. TOP-PIM: Throughput-Oriented Programmable Processing in Memory. In HPDC 2014.","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"crossref","unstructured":"Amirali Boroumand Saugata Ghose Berkin Akin Ravi Narayanaswami Geraldo\u00a0F. Oliveira Xiaoyu Ma Eric Shiu and Onur Mutlu. Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks. In PACT 2021.","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"e_1_3_3_1_59_2","unstructured":"Yintao He Haiyu Mao Christina Giannoula Mohammad Sadrosadati Juan G\u00f3mez-Luna Huawei Li Xiaowei Li Ying Wang and Onur Mutlu. PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System. In ASPLOS 2025."},{"key":"e_1_3_3_1_60_2","unstructured":"Yufeng Gu Alireza Khadem Sumanth Umesh Ning Liang Xavier Servot Onur Mutlu Ravi Iyer and Reetuparna Das. PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference. In ASPLOS 2025."},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"crossref","unstructured":"Jaehyun Park Jaewan Choi Kwanhee Kyung Michael\u00a0Jaemin Kim Yongsuk Kwon Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference. In ASPLOS 2024.","DOI":"10.1145\/3620665.3640422"},{"key":"e_1_3_3_1_62_2","unstructured":"Seunghwan Cho Haerang Choi Eunhyeok Park Hyunsung Shin and Sungjoo Yoo. McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge. IEEE Access 2020."},{"key":"e_1_3_3_1_63_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F. Oliveira Juan G\u00f3mez-Luna Lois Orosa Saugata Ghose Nandita Vijaykumar Ivan Fernandez Mohammad Sadrosadati and Onur Mutlu. DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks. IEEE Access 2021.","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"e_1_3_3_1_64_2","doi-asserted-by":"crossref","unstructured":"Juan G\u00f3mez-Luna Izzat\u00a0El Hajj Ivan Fernandez Christina Giannoula Geraldo\u00a0F. Oliveira and Onur Mutlu. Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System. IEEE Access 2022.","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"e_1_3_3_1_65_2","doi-asserted-by":"crossref","unstructured":"Fabrice Devaux. The True Processing In Memory Accelerator. In Hot Chips 2019.","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"e_1_3_3_1_66_2","doi-asserted-by":"crossref","unstructured":"A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Minesh Patel Jeremie\u00a0S. Kim Roknoddin Azizibarzoki Ataberk Olgun Lois Orosa Hasan Hassan Jisung Park Konstantinos Kanellopoullos Taha Shahroodi Saugata Ghose and Onur Mutlu. BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows. In HPCA 2021.","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_3_1_67_2","unstructured":"JEDEC Solid State Technology Association. DDR5 SDRAM Standard. JEDEC Standard JESD79-5C JEDEC 2024."},{"key":"e_1_3_3_1_68_2","doi-asserted-by":"crossref","unstructured":"Oguzhan Canpolat A.\u00a0Giray Yaglikci Geraldo\u00a0F. Oliveira Ataberk Olgun Nisa Bostanci Ismail\u00a0Emir Yuksel Haocong Luo Oguz Ergin and Onur Mutlu. Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance. In HPCA 2025.","DOI":"10.1109\/HPCA61900.2025.00071"},{"key":"e_1_3_3_1_69_2","unstructured":"Oguzhan Canpolat A.\u00a0Giray Yaglikci Geraldo\u00a0F. Oliveira Ataberk Olgun Oguz Ergin and Onur Mutlu. Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance. In DRAMSec 2024."},{"key":"e_1_3_3_1_70_2","doi-asserted-by":"crossref","unstructured":"Lavanya Subramanian Donghyuk Lee Vivek Seshadri Harsha Rastogi and Onur Mutlu. BLISS: Balancing Performance Fairness and Complexity in Memory Access Scheduling. TPDS 2016.","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"e_1_3_3_1_71_2","doi-asserted-by":"crossref","unstructured":"Lavanya Subramanian Donghyuk Lee Vivek Seshadri Harsha Rastogi and Onur Mutlu. The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost. In ICCD 2014.","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"e_1_3_3_1_72_2","doi-asserted-by":"crossref","unstructured":"Hiroyuki Usui Lavanya Subramanian Kevin Kai-Wei Chang and Onur Mutlu. DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators. TACO 2016.","DOI":"10.1145\/2847255"},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"crossref","unstructured":"Rachata Ausavarungnirun Kevin Kai-Wei Chang Lavanya Subramanian Gabriel\u00a0H. Loh and Onur Mutlu. Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems. In ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"e_1_3_3_1_74_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA 2012.","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_3_1_75_2","doi-asserted-by":"crossref","unstructured":"A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Ataberk Olgun Minesh Patel Haocong Luo Hasan Hassan Lois Orosa O\u011fuz Ergin and Onur Mutlu. HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips. In MICRO 2022.","DOI":"10.1109\/MICRO56248.2022.00062"},{"key":"e_1_3_3_1_76_2","unstructured":"Kevin Kai-Wei Chang Donghyuk Lee Zeshan Chishti Alaa\u00a0R. Alameldeen Chris Wilkerson Yoongu Kim and Onur Mutlu. Improving DRAM Performance by Parallelizing Refreshes with Accesses. In HPCA 2014."},{"key":"e_1_3_3_1_77_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K. Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R. Hower Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib Nilay Vaish Mark\u00a0D. Hill and David\u00a0A. Wood. The gem5 simulator. ACM SIGARCH Computer Architecture News 2011.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_78_2","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. The gem5 Simulator: Version 20.0+ 2020. URL https:\/\/arxiv.org\/abs\/2007.03152."},{"key":"e_1_3_3_1_79_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Ross Daly Jeremie Kim Chris Fallin Ji\u00a0Hye Lee Donghyuk Lee Chris Wilkerson Konrad Lai and Onur Mutlu. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA 2014.","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_3_1_80_2","unstructured":"Holger Krekel Bruno Oliveira Ronny Pfannschmidt Floris Bruynooghe Brianna Laugher and Freya Bruhin. pytest 9.0.2 2025. URL https:\/\/github.com\/pytest-dev\/pytest."},{"key":"e_1_3_3_1_81_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE 2017.","DOI":"10.23919\/DATE.2017.7927156"},{"key":"e_1_3_3_1_82_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Saugata Ghose Juan G\u00f3mez-Luna and Rachata Ausavarungnirun. Processing Data Where It Makes Sense: Enabling In-Memory Computation. Microprocessors and Microsystems 2019.","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_3_1_83_2","unstructured":"Onur Mutlu and Jeremie\u00a0S Kim. RowHammer: A Retrospective. TCAD 2019."},{"key":"e_1_3_3_1_84_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Saugata Ghose Juan G\u00f3mez-Luna and Rachata Ausavarungnirun. A Modern Primer on Processing in Memory. In Emerging computing: from devices to systems: looking beyond Moore and Von Neumann. Springer 2022.","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"e_1_3_3_1_85_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun and A.\u00a0Giray Yaglikci. Fundamentally Understanding and Solving RowHammer. In ASP-DAC 2023.","DOI":"10.1145\/3566097.3568350"},{"key":"e_1_3_3_1_86_2","unstructured":"Onur Mutlu. Retrospective: Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors. arXiv:https:\/\/arXiv.org\/abs\/2306.16093 2023."},{"key":"e_1_3_3_1_87_2","unstructured":"Onur Mutlu and Lavanya Subramanian. Research Problems and Opportunities in Memory Systems. SUPERFRI 2014."},{"key":"e_1_3_3_1_88_2","unstructured":"Onur Mutlu. Retrospective: RAIDR: Retention-Aware Intelligent DRAM Refresh. arXiv:https:\/\/arXiv.org\/abs\/2306.16024 2023."},{"key":"e_1_3_3_1_89_2","unstructured":"Onur Mutlu. Retrospective: An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms. arXiv:https:\/\/arXiv.org\/abs\/2306.16037 2023."},{"key":"e_1_3_3_1_90_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu Ataberk Olgun and Ismail\u00a0Emir Yuksel. Memory-Centric Computing: Solving Computing\u2019s Memory Problem. In IMW 2025.","DOI":"10.1109\/IMW61990.2025.11026935"},{"key":"e_1_3_3_1_91_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. Memory Scaling: A Systems Architecture Perspective. In IMW 2013.","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_3_1_92_2","unstructured":"Andreas\u00a0Kosmas Kakolyris F.\u00a0Nisa Bostanci Ataberk Olgun Ismail\u00a0Emir Yuksel Harsh Songara Konstantinos\u00a0Marios Sgouras Umut Baser Konstantinos Kanellopoulos A.\u00a0Giray Yaglikci and Onur Mutlu. ColumnKeeper: Efficient Solutions for Mitigating ColumnDisturb in DRAM-based Systems. In ISCA 2026."},{"key":"e_1_3_3_1_93_2","doi-asserted-by":"crossref","unstructured":"Saugata Ghose Amirali Boroumand Jeremie\u00a0S. Kim Juan G\u00f3mez-Luna and Onur Mutlu. Processing-in-Memory: A Workload-Driven Perspective. IBM Journal of Research and Development 2019.","DOI":"10.1147\/JRD.2019.2934048"},{"key":"e_1_3_3_1_94_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. Main Memory Scaling: Challenges and Solution Directions. In More Than Moore Technologies for Next Generation Computer Design. Springer 2015.","DOI":"10.1007\/978-1-4939-2163-8_6"},{"key":"e_1_3_3_1_95_2","doi-asserted-by":"crossref","unstructured":"Geraldo\u00a0F. Oliveira Juan G\u00f3mez-Luna Saugata Ghose Amirali Boroumand and Onur Mutlu. Accelerating Neural Network Inference With Processing-in-DRAM: From the Edge to the Cloud. IEEE Micro 2022.","DOI":"10.1109\/MM.2022.3202350"},{"key":"e_1_3_3_1_96_2","doi-asserted-by":"crossref","unstructured":"Gagandeep Singh Mohammed Alser Damla\u00a0Senol Cali Dionysios Diamantopoulos Juan G\u00f3mez-Luna Henk Corporaal and Onur Mutlu. FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications. IEEE Micro 2021.","DOI":"10.1109\/MM.2021.3088396"},{"key":"e_1_3_3_1_97_2","doi-asserted-by":"crossref","unstructured":"Yu\u00a0Cai Saugata Ghose Erich\u00a0F. Haratsch Yixin Luo and Onur Mutlu. Error Characterization Mitigation and Recovery in Flash Memory Based Solid-State Drives. Proc. IEEE 2017.","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"e_1_3_3_1_98_2","doi-asserted-by":"crossref","unstructured":"Yu\u00a0Cai Saugata Ghose Erich\u00a0F. Haratsch Yixin Luo and Onur Mutlu. Errors in Flash-Memory-Based Solid-State Drives: Analysis Mitigation and Recovery. arXiv:https:\/\/arXiv.org\/abs\/1711.11427 2017.","DOI":"10.1007\/978-981-13-0599-3_9"},{"key":"e_1_3_3_1_99_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu. Intelligent Architectures for Intelligent Computing Systems. In DATE 2020.","DOI":"10.1109\/VLSI-DAT49148.2020.9196490"},{"key":"e_1_3_3_1_100_2","unstructured":"Junwhan Ahn Sungpack Hong Sungjoo Yoo Onur Mutlu and Kiyoung Choi. Retrospective: A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing. Retrospective Issue for ISCA-50 2023."},{"key":"e_1_3_3_1_101_2","unstructured":"Jos\u00e9\u00a0F. Mart\u00ednez Engin Ipek Onur Mutlu and Rich Caruana. Retrospective: Self-optimizing Memory Controllers: A Reinforcement Learning Approach. Retrospective Issue for ISCA-50 2023."},{"key":"e_1_3_3_1_102_2","doi-asserted-by":"crossref","unstructured":"Ismail\u00a0Emir Yuksel F.\u00a0Nisa Bostanci Ataberk Olgun and Onur Mutlu. Memory-Centric Computing: Security Benefits and Challenges of Processing-in-DRAM. The 7th Workshop on Memory-Centric Computing Systems colocated with ICS 2026.","DOI":"10.1145\/3774895.3819989"},{"key":"e_1_3_3_1_103_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Haocong Luo Ismail\u00a0Emir Yuksel F.\u00a0Nisa Bostanci A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. A Modern Large-Scale Memory Characterization Laboratory. The 3rd Tutorial on Ramulator and DRAM Bender colocated with ICS 2026.","DOI":"10.1145\/3774895.3820147"},{"key":"e_1_3_3_1_104_2","doi-asserted-by":"crossref","unstructured":"F.\u00a0Nisa Bostanc\u0131 Haocong Luo Ataberk Olgun Maria Makeenkova Geraldo\u00a0F. de\u00a0Oliveira A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. Extended Abstract: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0. The 3rd Tutorial on Ramulator and DRAM Bender colocated with ICS 2026.","DOI":"10.1145\/3774895.3820146"}],"event":{"name":"ICS Workshops '26: 2026 International Conference on Supercomputing Workshops","location":"Belfast , Northern Ireland , United Kingdom","acronym":"ICS Workshops '26"},"container-title":["Proceedings of the 40th ACM International Conference on Supercomputing - Workshops"],"original-title":[],"deposited":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T10:27:12Z","timestamp":1783160832000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3774895.3820148"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,5]]},"references-count":103,"alternative-id":["10.1145\/3774895.3820148","10.1145\/3774895"],"URL":"https:\/\/doi.org\/10.1145\/3774895.3820148","relation":{},"subject":[],"published":{"date-parts":[[2026,7,5]]},"assertion":[{"value":"2026-07-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}