{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T13:17:12Z","timestamp":1765977432468,"version":"3.48.0"},"reference-count":14,"publisher":"Association for Computing Machinery (ACM)","issue":"2","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2026,3,31]]},"abstract":"<jats:p>Many Software (SW) vendors limit the functionality of their product based on the version purchased. This trend has also carried over to Electronic Design Automation (EDA). For example, Field-Programmable Gate Array (FPGA) vendors make their Lite versions freely available to anyone, but charge for their full versions, e.g., Intel Quartus Prime Lite vs. Quartus Prime.<\/jats:p>\n                  <jats:p>Some High-Level Synthesis (HLS) tool vendors have started to do the same in order to appeal more to FPGA users who are more price conscious as opposed to the ASIC users. FPGA tools are typically free or very inexpensive and hence, it makes sense to have dedicated FPGA versions of their HLS tools. To enable this strategy some HLS vendors have put in place different control mechanisms to avoid anyone using their inexpensive FPGA version to target ASICs, as this would defeat their price discrimination strategy.<\/jats:p>\n                  <jats:p>\n                    In this work, we review different strategies used by the HLS vendors and propose to the best of our knowledge the first technique to circumvent these. For this we leverage the inherent modularity of software tools to circumvent the locks. In particular we show how we can generate ASIC circuits with similar area and performance using the Lite HLS version that only allows to target small FPGAs as compared to using the full ASIC HLS version\n                    <jats:xref ref-type=\"fn\">\n                      <jats:sup>1<\/jats:sup>\n                    <\/jats:xref>\n                    .\n                  <\/jats:p>","DOI":"10.1145\/3777908","type":"journal-article","created":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:35:42Z","timestamp":1763724942000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["From High-Level Synthesis Lite to High-Level Synthesis Full: Unlocking HLS tool Limitations"],"prefix":"10.1145","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4755-6503","authenticated-orcid":false,"given":"Benjamin","family":"Carrion Schafer","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, The University of Texas at Dallas","place":["Richardson, United States"]}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2719-7237","authenticated-orcid":false,"given":"Chaitali","family":"Sathe","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, The University of Texas at Dallas","place":["Richardson, United States"]}]}],"member":"320","published-online":{"date-parts":[[2025,12,17]]},"reference":[{"key":"e_1_3_2_2_2","volume-title":"High-Level Synthesis Made Easy","author":"Schaefer B. Carrion","year":"2023","unstructured":"B. Carrion Schaefer. 2023. High-Level Synthesis Made Easy. highX Technlogies. First Edition."},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546631"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2320556"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145712"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310085"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474071"},{"key":"e_1_3_2_8_2","unstructured":"NEC CyberWorkBench. 2025. (2025). Retrieved from www.cyberworkbench.com"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884742"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-78841-4_6"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643538"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527405"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3097309"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474142"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3777908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T13:14:40Z","timestamp":1765977280000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3777908"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,17]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,3,31]]}},"alternative-id":["10.1145\/3777908"],"URL":"https:\/\/doi.org\/10.1145\/3777908","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2025,12,17]]},"assertion":[{"value":"2025-07-09","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-11-15","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-12-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}