{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T20:13:26Z","timestamp":1784837606497,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":96,"publisher":"ACM","funder":[{"name":"ERC Starting Grant","award":["101077577"],"award-info":[{"award-number":["101077577"]}]},{"name":"Chips Joint Undertaking (JU), European Union (EU) HORIZON-JU-IA","award":["10114008"],"award-info":[{"award-number":["10114008"]}]},{"name":"6G-life","award":["6KISK002"],"award-info":[{"award-number":["6KISK002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790127","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"157-174","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Arancini: A Hybrid Binary Translator for Weak Memory Model Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5168-2070","authenticated-orcid":false,"given":"Sebastian","family":"Reimers","sequence":"first","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2132-7315","authenticated-orcid":false,"given":"Dennis","family":"Sprokholt","sequence":"additional","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3280-8974","authenticated-orcid":false,"given":"Martin","family":"Fink","sequence":"additional","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1523-4305","authenticated-orcid":false,"given":"Theofilos","family":"Augoustis","sequence":"additional","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5601-4528","authenticated-orcid":false,"given":"Simon","family":"Kammermeier","sequence":"additional","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6317-3908","authenticated-orcid":false,"given":"Rodrigo C. O.","family":"Rocha","sequence":"additional","affiliation":[{"name":"Huawei, Edinburgh, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7662-3146","authenticated-orcid":false,"given":"Tom","family":"Spink","sequence":"additional","affiliation":[{"name":"University of St Andrews, United Kingdom, St Andrews, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4619-5221","authenticated-orcid":false,"given":"Redha","family":"Gouicem","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4454-2050","authenticated-orcid":false,"given":"Soham","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"TU Delft, Delft, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3220-5735","authenticated-orcid":false,"given":"Pramod","family":"Bhatotia","sequence":"additional","affiliation":[{"name":"TU Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. C\/C++11 mappings to processors. https:\/\/www.cl.cam.ac.uk\/~pes20\/cpp\/cpp0xmappings.html."},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. FEX - Fast x86 emulation frontend. https:\/\/github.com\/FEX-Emu\/FEX."},{"key":"e_1_3_2_1_3_1","volume-title":"Magnus L\u00e5ng, and Tuan Phong Ngo.","author":"Abdulla Parosh Aziz","year":"2015","unstructured":"Parosh Aziz Abdulla, Mohamed Faouzi Atig, Magnus L\u00e5ng, and Tuan Phong Ngo. 2015. Precise and Sound Automatic Fence Insertion Procedure under PSO. In Networked Systems, Ahmed Bouajjani and Hugues Fauconnier (Eds.). Springer International Publishing, Cham, 32-47."},{"key":"e_1_3_2_1_4_1","unstructured":"Agda Development Team. 2024. Agda documentation. https:\/\/agda.readthedocs.io\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458926"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2994593"},{"key":"e_1_3_2_1_7_1","unstructured":"Jade Alglave and Luc Maranget. [n.d.]. herd7 consistency model simulator. http:\/\/diy.inria.fr\/www\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627752"},{"key":"e_1_3_2_1_9_1","volume-title":"The RISC-V Instruction Set Manual","author":"Andrew Waterman Krste Asanovic","year":"2019","unstructured":"Krste Asanovic Andrew Waterman. 2020. The RISC-V Instruction Set Manual Volume I Unprivileged ISA Document Version 20191213. https:\/\/github.com\/herd\/herdtools7\/blob\/master\/herd\/libdir\/riscv-defs.cat."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143520"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241140"},{"key":"e_1_3_2_1_12_1","unstructured":"Apple. 2021. Rosetta 2 on a Mac with Apple silicon. https:\/\/support.apple.com\/fr-fr\/guide\/security\/secebb113be1\/web."},{"key":"e_1_3_2_1_13_1","unstructured":"Apple-Silicon. 2020. Addressing Architectural Differences in Your macOS Code. Available at https:\/\/developer.apple.com\/documentation\/apple-silicon\/addressing-architectural-differences-in-your-macos-code."},{"key":"e_1_3_2_1_14_1","unstructured":"ARM. 2015. ARM Cortex-A Series Programmer's Guide for ARMv8-A. https:\/\/developer.arm.com\/documentation\/den0024\/a\/."},{"key":"e_1_3_2_1_15_1","volume-title":"O'Boyle","author":"Armengol-Estap\u00e9 Jordi","year":"2024","unstructured":"Jordi Armengol-Estap\u00e9, Rodrigo C. O. Rocha, Jackson Woodruff, Pasquale Minervini, and Michael F. P. O'Boyle. 2024. Forklift: An Extensible Neural Lifter. arXiv:2404.16041~[cs.PL] https:\/\/arxiv.org\/abs\/2404.16041"},{"key":"e_1_3_2_1_16_1","unstructured":"avast. [n.d.]. A retargetable machine-code decompiler based on LLVM. https:\/\/github.com\/avast\/retdec."},{"key":"e_1_3_2_1_17_1","unstructured":"Amazon AWS. [n.d.]. AWS Graviton Processor. https:\/\/aws.amazon.com\/ec2\/graviton."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3656019.3676944"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103717"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3579849"},{"key":"e_1_3_2_1_22_1","unstructured":"Lifting Bits. 2022. Framework for lifting x86 amd64 and aarch64 program binaries to LLVM bitcode. https:\/\/github.com\/lifting-bits\/mcsema."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37036-6_29"},{"key":"e_1_3_2_1_24_1","unstructured":"Ahmed Bougacha. 2022. Binary Translator to LLVM IR. https:\/\/github.com\/repzret\/dagger."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854051"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863732"},{"key":"e_1_3_2_1_27_1","unstructured":"Jiunn-Yeu Chen and Wuu Yang. 2008. A Static Binary Translator for Efficient Migration of ARM based Applications. 36-39 pages."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454027"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863741"},{"key":"e_1_3_2_1_30_1","volume-title":"Slides from Linux Kongress","author":"De Melo Arnaldo Carvalho","unstructured":"Arnaldo Carvalho De Melo. 2010. The new linux'perf'tools. In Slides from Linux Kongress, Vol. Vol. 18. 1-42."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650065"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.102"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3009837.3009839"},{"key":"e_1_3_2_1_34_1","unstructured":"Andrei Frumusanu. 2020. Amazon's Arm-based Graviton2 Against AMD and Intel: Comparing Cloud Compute - Anandtech. https:\/\/www.anandtech.com\/show\/15578\/cloud-clash-amazon-graviton2-arm-against-intel-and-amd."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2573"},{"key":"e_1_3_2_1_36_1","first-page":"1013","volume-title":"CrossMapping: Harmonizing Memory Consistency in Cross-ISA Binary Translation. In 2024 USENIX Annual Technical Conference (USENIX ATC 24)","author":"Gao Chen","year":"2024","unstructured":"Chen Gao, Xiangwei Meng, Wei Li, Jinhui Lai, Yiran Zhang, and Fengyuan Ren. 2024. CrossMapping: Harmonizing Memory Consistency in Cross-ISA Binary Translation. In 2024 USENIX Annual Technical Conference (USENIX ATC 24). USENIX Association, Santa Clara, CA, 1013-1028. https:\/\/www.usenix.org\/conference\/atc24\/presentation\/gao-chen"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3567955.3567962"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2394"},{"key":"e_1_3_2_1_39_1","unstructured":"Maurice Herlihy Nir Shavit Victor Luchangco and Michael Spear. 2020. The art of multiprocessor programming. Newnes."},{"key":"e_1_3_2_1_40_1","unstructured":"HiSilicon. 2024. Kunpeng 920. Available at https:\/\/www.hisilicon.com\/en\/products\/Kunpeng\/Huawei-Kunpeng\/Huawei-Kunpeng-920."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259030"},{"key":"e_1_3_2_1_42_1","unstructured":"Apple Inc. 2023. Apple unveils M3 M3 Pro and M3 Max the most advanced chips for a personal computer. Available at https:\/\/www.apple.com\/newsroom\/2023\/10\/apple-unveils-m3-m3-pro-and-m3-max-the-most-advanced-chips-for-a-personal-computer\/."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2594291.2594346"},{"key":"e_1_3_2_1_44_1","unstructured":"Saagar Jha. 2020. TSOEnabler - Kernel extension that enables TSO for Apple silicon processes. https:\/\/github.com\/saagarjha\/TSOEnabler."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3434328"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716026"},{"key":"e_1_3_2_1_47_1","unstructured":"Arun Kishan. 2024. Azure Cobalt 100-based Virtual Machines are now generally available. Available at https:\/\/azure.microsoft.com\/en-us\/blog\/azure-cobalt-100-based-virtual-machines-are-now-generally-available\/."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-022-01803-1"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_51_1","unstructured":"Celine Lee Abdulrahman Mahmoud Michal Kurek Simone Campanoni David Brooks Stephen Chong Gu-Yeon Wei and Alexander~M. Rush. 2024. Guess & Sketch: Language Model Guided Transpilation. arXiv:2309.14396[cs.SE]"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888336"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22306-8_10"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36742-7_24"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254115"},{"key":"e_1_3_2_1_56_1","volume-title":"36th European Conference on Object-Oriented Programming (ECOOP","author":"Liu Shuyang","year":"2022","unstructured":"Shuyang Liu, John Bender, and Jens Palsberg. 2022. Compiling volatile correctly in java. In 36th European Conference on Object-Oriented Programming (ECOOP 2022)."},{"key":"e_1_3_2_1_57_1","unstructured":"LLVM Team. [n.d.]. The LLVM Compiler Infrastructure. https:\/\/llvm.org\/."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750378"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","unstructured":"Iason Marmanis Michalis Kokologiannakis and Viktor Vafeiadis. 2024. Model Checking C\/C with Mixed-Size Accesses. https:\/\/doi.org\/10.5281\/zenodo.13938750.","DOI":"10.5281\/zenodo.13938750"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3704911"},{"key":"e_1_3_2_1_61_1","unstructured":"Microsoft. 2024. How x86 emulation works on ARM. https:\/\/learn.microsoft.com\/en-us\/windows\/arm\/apps-on-arm-x86-emulation."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2491967"},{"key":"e_1_3_2_1_63_1","unstructured":"Musl. [n.d.]. musl libc. https:\/\/musl.libc.org\/."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446748"},{"key":"e_1_3_2_1_65_1","unstructured":"Oberhauser Jonas and Behrens Diogo and Oberhauser Lilith. [n.d.]. libvsync. https:\/\/github.com\/open-s4c\/libvsync."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIAS.2018.8540622"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14107-2_23"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECOOP.2015.445"},{"key":"e_1_3_2_1_69_1","unstructured":"Nick Piggin. 2008. x86: FIFO ticket spinlocks. https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/torvalds\/linux.git\/commit\/?id=314cdbefd1fd."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290382"},{"key":"e_1_3_2_1_71_1","unstructured":"QEMU. [n.d.]. Atomic operations in QEMU. https:\/\/qemu.readthedocs.io\/en\/latest\/devel\/atomics.html."},{"key":"e_1_3_2_1_72_1","unstructured":"QEMU. [n.d.]. the FAST! processor emulator. https:\/\/www.qemu.org\/."},{"key":"e_1_3_2_1_73_1","first-page":"13","article-title":"Evaluating MapReduce for Multi-core and Multiprocessor Systems. In HPCA. IEEE Computer Society, Scottsdale","author":"Ranger Colby","year":"2007","unstructured":"Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, Gary~R. Bradski, and Christos Kozyrakis. 2007. Evaluating MapReduce for Multi-core and Multiprocessor Systems. In HPCA. IEEE Computer Society, Scottsdale, AZ, USA, 13-24.","journal-title":"AZ, USA"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9947-1953-0053041-6"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.6408463"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523719"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-8943-6_17"},{"key":"e_1_3_2_1_79_1","first-page":"27","volume-title":"On Validity of Program Transformations in the Java Memory Model. In ECOOP 2008 - Object-Oriented Programming, Jan Vitek (Ed.). Springer Berlin Heidelberg","author":"\u0160ev\u010d\u00edk Jaroslav","year":"2008","unstructured":"Jaroslav \u0160ev\u010d\u00edk and David Aspinall. 2008. On Validity of Program Transformations in the Java Memory Model. In ECOOP 2008 - Object-Oriented Programming, Jan Vitek (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 27-51."},{"key":"e_1_3_2_1_80_1","unstructured":"Agam Shah. 2021. We're closing the gap with Arm and x86 claims SiFive: New RISC-V CPU core for PCs servers mobile incoming - The Register. https:\/\/www.theregister.com\/2021\/10\/21\/sifive_riscv_cpu\/."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380419"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356589"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/151220.151227"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302516.3307357"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483560"},{"key":"e_1_3_2_1_87_1","unstructured":"Linus Torvalds. 2013. lockref: implement lockless reference count updates using cmpxchg(). https:\/\/git.kernel.org\/pub\/scm\/linux\/kernel\/git\/torvalds\/linux.git\/commit\/?id=bc08b449ee14."},{"key":"e_1_3_2_1_88_1","unstructured":"Amin Vahdat. 2024. Introducing Google Axion Processors our new Arm-based CPUs. Available at https:\/\/cloud.google.com\/blog\/products\/compute\/introducing-googles-new-arm-based-cpu."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993534"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2897611"},{"key":"e_1_3_2_1_91_1","volume-title":"Proceedings of the 2016 USENIX Conference on Usenix Annual Technical Conference (Denver, CO, USA) (USENIX ATC '16). USENIX Association, USA, 591\u2013603","author":"Wang Wenwen","year":"2016","unstructured":"Wenwen Wang, Pen-Chung Yew, Antonia Zhai, and Stephen McCamant. 2016. A general persistent code caching framework for dynamic binary translation (DBT). In Proceedings of the 2016 USENIX Conference on Usenix Annual Technical Conference (Denver, CO, USA) (USENIX ATC '16). USENIX Association, USA, 591\u2013603."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941583"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378470"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326354"},{"key":"e_1_3_2_1_95_1","volume-title":"MFHBT: Hybrid Binary Translation System with Multi-stage Feedback Powered by LLVM. In Advanced Parallel Processing Technologies, Chao Li, Zhenhua Li, Li Shen, Fan Wu, and Xiaoli Gong (Eds.). 310-325.","author":"Yang Zhaoxin","year":"2024","unstructured":"Zhaoxin Yang, Xuehai Chen, Liangpu Wang, Weiming Guo, Dongru Zhao, Chao Yang, and Fuxin Zhang. 2024. MFHBT: Hybrid Binary Translation System with Multi-stage Feedback Powered by LLVM. In Advanced Parallel Processing Technologies, Chao Li, Zhenhua Li, Li Shen, Fan Wu, and Xiaoli Gong (Eds.). 310-325."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/3339186.3339192"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T14:00:49Z","timestamp":1773583249000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790127"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":96,"alternative-id":["10.1145\/3779212.3790127","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790127","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}