{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T15:30:08Z","timestamp":1773588608808,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":69,"publisher":"ACM","funder":[{"name":"Research Council of Norway","award":["354581"],"award-info":[{"award-number":["354581"]}]},{"name":"Research Foundation Flanders (FWO)","award":["G096225N"],"award-info":[{"award-number":["G096225N"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790139","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"361-376","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Chips Need DIP: Time-Proportional Per-Instruction Cycle Stacks at Dispatch"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1693-9033","authenticated-orcid":false,"given":"Silvio","family":"Campelo de Santana","sequence":"first","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6172-593X","authenticated-orcid":false,"given":"Joseph","family":"Rogers","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8792-4473","authenticated-orcid":false,"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9147-5228","authenticated-orcid":false,"given":"Magnus","family":"Jahre","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the International Conference on Very Large Data Bases (VLDB, ). 266-277","author":"Ailamaki Anastassia","year":"1999","unstructured":"Anastassia Ailamaki, David DeWitt, Mark Hill, and David Wood. 1999. DBMSs on a Modern Processor: Where Does Time Go?. In Proceedings of the International Conference on Very Large Data Bases (VLDB, ). 266-277."},{"key":"e_1_3_2_1_2_1","volume-title":"AMD uProf User Guide (revision 4.2 ed.). https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/developer\/version-4-2-documents\/uprof\/uprof-user-guide-v4.2.pdf","author":"Advanced Micro Devices AMD","year":"2025","unstructured":"AMD Advanced Micro Devices. 2024. AMD uProf User Guide (revision 4.2 ed.). https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/developer\/version-4-2-documents\/uprof\/uprof-user-guide-v4.2.pdf, Accessed: August 18, 2025."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2253156"},{"key":"e_1_3_2_1_5_1","volume-title":"Accessed","year":"2023","unstructured":"Arm. 2023. Arm Statistical Profiling Extension: Performance Analysis Methodology. https:\/\/developer.arm.com\/documentation\/109429\/latest\/df, Accessed: August 18, 2025."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.57"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088163"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446739"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737990"},{"key":"e_1_3_2_1_10_1","unstructured":"Derek Bruening and Saman Amarasinghe. 2004. Efficient Transparent and Comprehensive Runtime Code Manipulation. Ph.D. Dissertation. AAI0807735."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297027.1297068"},{"key":"e_1_3_2_1_12_1","unstructured":"Cadence. 2025a. Genus Synthesis Solution. https:\/\/www.cadence.com\/ko_KR\/home\/tools\/digital-design-and-signoff\/synthesis\/genus-synthesis-solution.html."},{"key":"e_1_3_2_1_13_1","unstructured":"Cadence. 2025b. Joules RTL Power Solution. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/power-analysis\/joules-rtl-power-solution.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566448"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192726"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645821"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00013"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP57973.2023.00027"},{"key":"e_1_3_2_1_19_1","unstructured":"Paul Drongowski. 2007. Instruction-Based Sampling: A New Performance Analysis Technique for AMD Family 10h Processors. Technical Report. AMD. https:\/\/alessandropellegrini.it\/theses\/IBS.pdf Accessed: August 18 2025."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808199"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00031"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2761751"},{"key":"e_1_3_2_1_24_1","volume-title":"Accessed","author":"Filanovsky Vadim","year":"2022","unstructured":"Filanovsky, Vadim Filanovsky and Sane, Harshad. 2022. Seeing through hardware counters: A journey to threefold performance increase. https:\/\/netflixtechblog.com\/seeing-through-hardware-counters-a-journey-to-threefold-performance-increase-2721924a2822. Accessed: August 18, 2025."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00019"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480058"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589058"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3407377"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/872726.806987"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481796"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2012.6227198"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955000"},{"key":"e_1_3_2_1_33_1","volume-title":"Accessed","author":"IBM.","year":"2018","unstructured":"IBM. 2018. POWER9 Performance Monitor Unit User's Guide. https:\/\/ibm.ent.box.com\/s\/8kh0orsr8sg32zb6zmq1d7zz6hud3f8j. Accessed: August 18, 2025."},{"key":"e_1_3_2_1_34_1","volume-title":"Accessed","year":"2021","unstructured":"Intel. 2021. Intel 64 and IA-32 Architectures Software Developer's Manual Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/intel-sdm.html. Accessed: August 18, 2025."},{"key":"e_1_3_2_1_35_1","unstructured":"Intel. 2023. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/671488\/intel-64-and-ia-32-architectures-optimization-reference-manual-volume-1.html Accessed: December 29 2025."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383119"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279364"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.aam9744"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI). 575-593","author":"Li Ao","year":"2025","unstructured":"Ao Li, Marion Sudvarg, Zihan Li, Sanjoy Baruah, Chris Gill, and Ning Zhang. 2025. Tintin: A Unified Hardware Performance Profiling Infrastructure to Uncover and Manage Uncertainty. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI). 575-593."},{"key":"e_1_3_2_1_42_1","volume-title":"Accessed","year":"2020","unstructured":"Linux. 2020. perf. https:\/\/perfwiki.github.io\/main\/. Accessed: August 18, 2025."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178044"},{"key":"e_1_3_2_1_45_1","volume-title":"Arm Neoverse V1 Core: Performance Analysis Methodology. White Paper. Arm Limited. https:\/\/developer.arm.com\/documentation\/109199\/latest\/ Accessed","author":"Mundichipparakkal Jumana","year":"2025","unstructured":"Jumana Mundichipparakkal, Yibo Cai, Sam Ellis, Darin Greene, Michael Williams, and Tushar Chouhan. 2023. Arm Neoverse V1 Core: Performance Analysis Methodology. White Paper. Arm Limited. https:\/\/developer.arm.com\/documentation\/109199\/latest\/ Accessed: August 18, 2025."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.27"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250746"},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 1091\u20131106","author":"Pepi Chrysanthos","unstructured":"Chrysanthos Pepi, Bhargav Reddy Godala, Krishnam Tibrewala, Gino A. Chacon, Paul V. Gratz, Daniel A. Jim\u00e9nez, Gilles A. Pokam, and David I. August. 2025. Skia: Exposing Shadow Branches. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 1091\u20131106."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2025.3556644"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3154502"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00026"},{"key":"e_1_3_2_1_53_1","volume-title":"Accessed","author":"Standard Performance Evaluation Corporation","year":"2019","unstructured":"Standard Performance Evaluation Corporation. 2019. https:\/\/www.spec.org\/cpu2017\/, Accessed: February 17, 2025."},{"key":"e_1_3_2_1_54_1","volume-title":"Proceedings of the Conference on Virtual Machine Research And Technology Symposium (VM). 5.","author":"Sweeney Peter","year":"2004","unstructured":"Peter Sweeney, Matthias Hauswirth, Brendon Cahoon, Perry Cheng, Amer Diwan, David Grove, and Michael Hind. 2004. Using Hardware Performance Monitors to Understand the Behavior of Java Applications. In Proceedings of the Conference on Virtual Machine Research And Technology Symposium (VM). 5."},{"key":"e_1_3_2_1_55_1","volume-title":"https:\/\/github.com\/VerticalResearchGroup\/microbench","author":"Vertical Research Group","year":"2025","unstructured":"Vertical Research Group. 2021. Microbench. https:\/\/github.com\/VerticalResearchGroup\/microbench. Vertical Research Group, University of Wisconsin-Madison. Accessed: August 18, 2025."},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of the Conference on Networked Systems Design and Implementation (NSDI). 473\u2013486","author":"Wang Xiao Sophia","year":"2013","unstructured":"Xiao Sophia Wang, Aruna Balasubramanian, Arvind Krishnamurthy, and David Wetherall. 2013. Demystifying Page Load Performance with WProf. In Proceedings of the Conference on Networked Systems Design and Implementation (NSDI). 473\u2013486."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636099"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557172"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064278"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/337449.337483"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330371"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.1966.1138693"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/369028.369059"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919635"},{"key":"e_1_3_2_1_67_1","volume-title":"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. Fourth Workshop on Computer Architecture Research with RISC-V.","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. Fourth Workshop on Computer Architecture Research with RISC-V."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2858965.2814281"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00060"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T13:56:15Z","timestamp":1773582975000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":69,"alternative-id":["10.1145\/3779212.3790139","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790139","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}