{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T11:59:06Z","timestamp":1784203146105,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","funder":[{"name":"German Federal Ministry of Research, Technology and Space","award":["16ME0139"],"award-info":[{"award-number":["16ME0139"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790141","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"394-408","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Co-Exploration of RISC-V Processor Microarchitectures and FreeRTOS Extensions for Lower Context-Switch Latency"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3098-3177","authenticated-orcid":false,"given":"Markus","family":"Scheck","sequence":"first","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Hesse, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6617-5230","authenticated-orcid":false,"given":"Tammo","family":"M\u00fcrmann","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Hesse, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Hesse, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2005.1612697"},{"key":"e_1_3_2_1_2_1","unstructured":"Arm Ltd. 2019. Registers in AArch32 state. https:\/\/developer.arm.com\/documentation\/100076\/0200\/instruction-set-overview\/overview-of-aarch32-state\/registers-in-aarch32-state. Accessed: 2025-08-01."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3377130"},{"key":"e_1_3_2_1_4_1","unstructured":"Brannium. 2024. RTOSBench. https:\/\/github.com\/Brannium\/RTOSBench. Accessed: 2025-03-26."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127983"},{"key":"e_1_3_2_1_6_1","volume-title":"Interrupt Caching: A Hardware-Assisted Interrupt Handling to Enhance System Responsiveness","author":"Cheshmikhani Elham","year":"2025","unstructured":"Elham Cheshmikhani and Hamed Farbeh. 2025. Interrupt Caching: A Hardware-Assisted Interrupt Handling to Enhance System Responsiveness. IEEE Access (2025)."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel Corporation. 1986. 80386 Programmer's Reference Manual. Section 7.5: Task Switching."},{"key":"e_1_3_2_1_8_1","volume-title":"System programming. Section 12.3: Hardware Task-Management in Legacy Mode.","author":"Devices Advanced Micro","unstructured":"Advanced Micro Devices. 2006. AMD64 architecture programmer's manual volume 2: System programming. Section 12.3: Hardware Task-Management in Legacy Mode."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2012.6220705"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies. IEEE, 592-599","author":"Grunewald Winfried","year":"1996","unstructured":"Winfried Grunewald and Theo Ungerer. 1996. Towards extremely fast context switching in a block-multithreaded processor. In Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies. IEEE, 592-599."},{"key":"e_1_3_2_1_12_1","volume-title":"Inteltextsuperscript\u00ae 64 and IA-32 Architectures Software Developer's Manual","author":"Intel Corporation","unstructured":"Intel Corporation. 2023. Inteltextsuperscript\u00ae 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1. Section 7.7: Task Management in 64-Bit Mode."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-006-9205-5"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1991.144077"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/645460.654417"},{"key":"e_1_3_2_1_16_1","unstructured":"Microchip Technology Inc. 2015. PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family Data Sheet. Accessed: 2025-08-01."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/967900.968077"},{"key":"e_1_3_2_1_18_1","volume-title":"Performance evaluation of STRON: A hardware implementation of a real-time OS. IEICE transactions on fundamentals of electronics, communications and computer sciences","author":"Nakano Takumi","year":"1999","unstructured":"Takumi Nakano, Yoshiki Komatsudaira, Akichika Shiomi, and Masaharu Imai. 1999. Performance evaluation of STRON: A hardware implementation of a real-time OS. IEICE transactions on fundamentals of electronics, communications and computer sciences, Vol. 82, 11 (1999), 2375-2382."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3612433"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026348"},{"key":"e_1_3_2_1_21_1","unstructured":"Giovanni Di Sirio. 2025. ChibiOS Real-Time Operating System. https:\/\/www.chibios.org\/. Accessed: 2025-05-10."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(95)93086-X"},{"key":"e_1_3_2_1_23_1","unstructured":"SpinalHDL. 2025. NaxRiscV. https:\/\/github.com\/SpinalHDL\/NaxRiscv. Accessed: 2025-03-26."},{"key":"e_1_3_2_1_24_1","volume-title":"Benefits and Disadvantages of the Architecture. In Fifth Euromicro Workshop on Real-Time Systems. IEEE Computer Society, 246-247","author":"Stanischewski Frank","year":"1993","unstructured":"Frank Stanischewski. 1993. FASTCHART-Performance, Benefits and Disadvantages of the Architecture. In Fifth Euromicro Workshop on Real-Time Systems. IEEE Computer Society, 246-247."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2006.34"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.3390\/math10152637"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","unstructured":"Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. doi:10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_28_1","unstructured":"Zephyr Project. 2025. Zephyr Real-Time Operating System. https:\/\/www.zephyrproject.org\/. Accessed: 2025-05-10."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147001"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T13:57:35Z","timestamp":1773583055000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790141"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":29,"alternative-id":["10.1145\/3779212.3790141","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790141","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}