{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:59:17Z","timestamp":1774987157663,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":121,"publisher":"ACM","license":[{"start":{"date-parts":[[2027,3,22]],"date-time":"2027-03-22T00:00:00Z","timestamp":1805673600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["2236855"],"award-info":[{"award-number":["2236855"]}]},{"name":"National Science Foundation","award":["2112562"],"award-info":[{"award-number":["2112562"]}]},{"name":"National Science Foundation","award":["2047220"],"award-info":[{"award-number":["2047220"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790145","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"459-475","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-6478-3185","authenticated-orcid":false,"given":"Nick","family":"Lindsay","sequence":"first","affiliation":[{"name":"Yale University, New Haven, Connecticut, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5776-1121","authenticated-orcid":false,"given":"Caroline","family":"Trippel","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2199-6391","authenticated-orcid":false,"given":"Anurag","family":"Khandelwal","sequence":"additional","affiliation":[{"name":"Yale University, New Haven, Connecticut, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2742-2679","authenticated-orcid":false,"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Yale University, New Haven, Connecticut, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304062"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168918.1168860"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00046"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1080\/23307706.2017.1397554"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337214"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088163"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531803"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_5"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446739"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815970"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW63119.2024.00134"},{"key":"e_1_3_2_1_14_1","volume-title":"Tools for High Performance Computing 2018\/2019: Proceedings of the 12th and of the 13th International Workshop on Parallel Tools for High Performance Computing","author":"Barry Daniel","year":"2018","unstructured":"Daniel Barry, Anthony Danalis, and Heike Jagode. 2021. Effortless monitoring of arithmetic intensity with papi's counter analysis toolkit. In Tools for High Performance Computing 2018\/2019: Proceedings of the 12th and of the 13th International Workshop on Parallel Tools for High Performance Computing, Stuttgart, Germany, September 2018, and Dresden, Germany, September 2019. Springer, 195-218."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485943"},{"key":"e_1_3_2_1_16_1","unstructured":"Scott Beamer Krste Asanovi? and David Patterson. 2017. The GAP Benchmark Suite. arXiv:1508.03619 [cs.DC] https:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_17_1","unstructured":"Andrin Bertschi. 2022. Battling the Prefetcher: Exploring Coffee Lake (Part 1). https:\/\/abertschi.ch\/blog\/2022\/prefetching\/##intel-manuals-on-prefetching. Accessed: 2025-04-29."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_19_1","volume-title":"Performance evaluation of Intel EPT hardware assist. VMware","author":"Bhatia Nikhil","year":"2009","unstructured":"Nikhil Bhatia. 2009. Performance evaluation of Intel EPT hardware assist. VMware, Inc (2009)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711640"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037705"},{"key":"e_1_3_2_1_23_1","unstructured":"Abhishek Bhattacharjee. 2019. Appendix L: Advanced Concepts on Address Translation."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01757-5"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736060"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.47"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485933"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707247"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","unstructured":"COIN-OR Project. 2024. coin-or\/Cbc: Release releases\/2.10.12. doi:10.5281\/zenodo.13347261","DOI":"10.5281\/zenodo.13347261"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_32_1","volume-title":"Accessed: April 6th","author":"Cordes Peter","year":"2021","unstructured":"Peter Cordes. 2021. What happens after a L2 TLB miss? https:\/\/stackoverflow.com\/a\/32258855. Accessed: April 6th, 2025."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037704"},{"key":"e_1_3_2_1_34_1","volume-title":"International Workshop on Parallel Tools for High Performance Computing. Springer, 17-37","author":"Danalis Anthony","year":"2017","unstructured":"Anthony Danalis, Heike Jagode, Hanumantharayappa, Sangamesh Ragate, and Jack Dongarra. 2017. Counter inspection toolkit: Making sense out of hardware performance events. In International Workshop on Parallel Tools for High Performance Computing. Springer, 17-37."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487887"},{"key":"e_1_3_2_1_36_1","volume-title":"On the feasibility of online malware detection with performance counters. ACM SIGARCH computer architecture news","author":"Demme John","year":"2013","unstructured":"John Demme, Matthew Maycock, Jared Schmitz, Adrian Tang, Adam Waksman, Simha Sethumadhavan, and Salvatore Stolfo. 2013. On the feasibility of online malware detection with performance counters. ACM SIGARCH computer architecture news, Vol. 41, 3 (2013), 559-570."},{"key":"e_1_3_2_1_37_1","first-page":"1","article-title":"CVXPY: A Python-embedded modeling language for convex optimization","volume":"17","author":"Diamond Steven","year":"2016","unstructured":"Steven Diamond and Stephen Boyd. 2016. CVXPY: A Python-embedded modeling language for convex optimization. Journal of Machine Learning Research, Vol. 17, 83 (2016), 1-5.","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_2_1_38_1","volume-title":"Riscv Virtual Address Translation Process. https:\/\/github.com\/orgs\/gem5\/discussions\/1220","year":"2024","unstructured":"Gem5 Discussion. 2024. Riscv Virtual Address Translation Process. https:\/\/github.com\/orgs\/gem5\/discussions\/1220 (2024)."},{"key":"e_1_3_2_1_39_1","volume-title":"Adding realistic SMMU invalidation delays to gem5. https:\/\/github.com\/orgs\/gem5\/discussions\/2227","year":"2025","unstructured":"Gem5 Discussion. 2025. Adding realistic SMMU invalidation delays to gem5. https:\/\/github.com\/orgs\/gem5\/discussions\/2227 (2025)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","unstructured":"Joel S Emer and Douglas W Clark. 1984. A Characterization of Processor Performance in the VAX-11\/780. (1984) 301-310. doi:10.1145\/800015.808199","DOI":"10.1145\/800015.808199"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Philipp Ertmer Robert Dumitru and Yuval Yarom. 2025. Reverse-Engineering the Address Translation Caches. (2025) 149-168.","DOI":"10.1007\/978-3-031-97620-9_9"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.3"},{"key":"e_1_3_2_1_43_1","volume-title":"Seeing through hardware counters: a journey to threefold performance increase. Netflix Blog","author":"Filanovsky Vadim","year":"2022","unstructured":"Vadim Filanovsky and Harshad Sane. 2022. Seeing through hardware counters: a journey to threefold performance increase. Netflix Blog (2022)."},{"key":"e_1_3_2_1_44_1","unstructured":"Komei Fukuda. 2004. What is the Minkowski\u2013Weyl theorem for convex polyhedra? Polyhedral Computation FAQ. https:\/\/people.inf.ethz.ch\/fukudak\/polyfaq\/node14.html Accessed via ETH Zurich website (people.inf.ethz.ch\/fukudak\/polyfaq\/)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001212"},{"key":"e_1_3_2_1_46_1","first-page":"680","article-title":"Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions","volume":"5","author":"Glew Andy","year":"1997","unstructured":"Andy Glew, Glenn Hinton, and Haitham Akkary. 1997. Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions. US Patent 5,680,565.","journal-title":"US Patent"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582021"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"e_1_3_2_1_49_1","first-page":"1","volume-title":"SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News","volume":"34","author":"Henning John L","year":"2006","unstructured":"John L Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, Vol. 34, 4 (2006), 1-17."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00076"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480087"},{"key":"e_1_3_2_1_52_1","volume-title":"2024 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 507-524","author":"Hsiao Yao","year":"2024","unstructured":"Yao Hsiao, Nikos Nikoleris, Artem Khyzha, Dominic P Mulligan, Gustavo Petri, Christopher W Fletcher, and Caroline Trippel. 2024. RTL2M\u03bcPATH: Multi-\u03bcPATH synthesis with applications to hardware security verification. In 2024 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 507-524."},{"key":"e_1_3_2_1_53_1","unstructured":"Intel Corporation. [n.d.]. Intel Performance Monitoring Events (perfmon). https:\/\/github.com\/intel\/perfmon\/tree\/main."},{"key":"e_1_3_2_1_54_1","volume-title":"Combined Volumes (PDF). https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671200. Published","author":"Intel Corporation","year":"2025","unstructured":"Intel Corporation. 2025. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes (PDF). https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671200. Published October 2025.."},{"key":"e_1_3_2_1_55_1","volume-title":"POWER9 Performance Monitor Unit User's Guide (version 1.2 ed.). IBM Systems","author":"International Business Machines Corporation","unstructured":"International Business Machines Corporation. 2018. POWER9 Performance Monitor Unit User's Guide (version 1.2 ed.). IBM Systems, Somers, NY, USA."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545237"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716027"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2015.2466687"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"David Kroft. 1998. Lockup-free instruction fetch\/prefetch cache organization. In 25 years of the international symposia on Computer architecture (selected papers). 195-201.","DOI":"10.1145\/285930.285979"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.448"},{"key":"e_1_3_2_1_63_1","volume-title":"Understanding Address Translation Scaling Behaviours Using Hardware Performance Counters. In 2024 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 236-246","author":"Lindsay Nick","year":"2024","unstructured":"Nick Lindsay and Abhishek Bhattacharjee. 2024. Understanding Address Translation Scaling Behaviours Using Hardware Performance Counters. In 2024 IEEE International Symposium on Workload Characterization (IISWC). IEEE, 236-246."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"Nick Lindsay Caroline Trippel Anurag Khandelwal and Abhishek Bhattacharjee. 2026. CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions (Extended Version). arXiv:2601.01265 [cs.AR] https:\/\/arxiv.org\/abs\/2601.01265","DOI":"10.1145\/3779212.3790145"},{"key":"e_1_3_2_1_65_1","volume-title":"https:\/\/github.com\/orgs\/gem5\/discussions\/2227","author":"Lowe-Power Jason","year":"2025","unstructured":"Jason Lowe-Power. 2025. PIPT\/VIPT caches and TLB lookup latency. Gem5 Discussion (2025), https:\/\/github.com\/orgs\/gem5\/discussions\/2227."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.38"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.38"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00056"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00069"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830782"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC55918.2022.00026"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446704"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.5555\/2600239.2600241"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892242.2892258"},{"key":"e_1_3_2_1_77_1","first-page":"25","article-title":"Pulp: a linear programming toolkit for python. The University of Auckland, Auckland","volume":"65","author":"Mitchell Stuart","year":"2011","unstructured":"Stuart Mitchell, Michael OSullivan, and Iain Dunning. 2011. Pulp: a linear programming toolkit for python. The University of Auckland, Auckland, New Zealand, Vol. 65 (2011), 25.","journal-title":"New Zealand"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582056"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00030"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00077"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00061"},{"key":"e_1_3_2_1_82_1","volume-title":"Yizhou Shan, Abhishek Bhattacharjee, Anurag Khandelwal, and Sanidhya Kashyap.","author":"Pan Yueyang","year":"2024","unstructured":"Yueyang Pan, Yash Lala, Musa Unal, Yujie Ren, Seung seob Lee, Yizhou Shan, Abhishek Bhattacharjee, Anurag Khandelwal, and Sanidhya Kashyap. 2024. Scalable Far Memory: Balancing Faults and Evictions. SOSP (2024)."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","unstructured":"The pandas development team. 2025. pandas-dev\/pandas: Pandas. doi:10.5281\/zenodo.15831829","DOI":"10.5281\/zenodo.15831829"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446709"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304064"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001160"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","unstructured":"Chang Hyun Park Ilias Vougioukas Andreas Sandberg and David Black-Schaffer. 2022. Every walk's a hit: making page walks single-access cache hits. (2022) 128-141. doi:10.1145\/3503222.3507718","DOI":"10.1145\/3503222.3507718"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/165231.165233"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.406955"},{"key":"e_1_3_2_1_93_1","first-page":"1451","volume-title":"Proceedings of the 30th USENIX Security Symposium","author":"Ragab Hany","year":"2021","unstructured":"Hany Ragab, Enrico Barberis, Herbert Bos, and Cristiano Giuffrida. 2021. Rage against the machine clear: A systematic analysis of machine clears and their implications for transient execution attacks. Proceedings of the 30th USENIX Security Symposium (2021), 1451-1468."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"crossref","unstructured":"Benny Rubin Saksham Agarwal Qizhe Cai and Rachit Agarwal. 2024. Fast & Safe IO Memory Protection. SOSP (2024).","DOI":"10.1145\/3694715.3695943"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECCT50063.2020.9198372"},{"key":"e_1_3_2_1_99_1","unstructured":"Richard L Sites. 2022. Performance Counters I'd Like to See \u2013 Part II. https:\/\/www.sigarch.org\/performance-counters-id-like-to-see-part-ii\/. [Accessed 05-01-2025]."},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_2_1_101_1","volume-title":"The Impact of Memory Subsystem Resource Sharing on Datacenter Applications. ISCA","author":"Tang Lingjia","year":"2013","unstructured":"Lingjia Tang, Jason Mars, Neil Vachharajani, Robert Hundt, and Mary Lou Soffa. 2013a. The Impact of Memory Subsystem Resource Sharing on Datacenter Applications. ISCA (2013)."},{"key":"e_1_3_2_1_102_1","volume-title":"Optimizing Google's warehouse scale computers: The NUMA experience. HPCA","author":"Tang Lingjia","year":"2013","unstructured":"Lingjia Tang, Jason Mars, Xiao Zhang, Robert Hagmann, Robert Hundt, and Eric Tune. 2013b. Optimizing Google's warehouse scale computers: The NUMA experience. HPCA (2013)."},{"key":"e_1_3_2_1_103_1","first-page":"989","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Tatar Andrei","year":"2022","unstructured":"Andrei Tatar, Dani\u00ebl Trujillo, Cristiano Giuffrida, and Herbert Bos. 2022. : Enhancing attacks with desynchronized reverse engineering. In 31st USENIX Security Symposium (USENIX Security 22). 989-1007."},{"key":"e_1_3_2_1_104_1","unstructured":"The Linux Kernel Developers. [n.d.]. pmu-events: Performance Monitoring Unit (PMU) events definitions in Linux perf. https:\/\/github.com\/torvalds\/linux\/tree\/master\/tools\/perf\/pmu-events."},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00081"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"e_1_3_2_1_107_1","volume-title":"n.d","author":"Pennsylvania State University","unstructured":"Pennsylvania State University. n.d.. Chapter 4. In Statistics 505. https:\/\/online.stat.psu.edu\/stat505\/book\/export\/html\/636"},{"key":"e_1_3_2_1_108_1","unstructured":"Stephan van Schaik Kaveh Razavi Ben Gras Herbert Bos and Cristiano Giuffrida. 2017. Reverse engineering hardware page table caches using side-channel attacks on the mmu. Vrije Universiteit Amsterdam Tech. Rep (2017)."},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480049"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"e_1_3_2_1_111_1","volume-title":"2025 IEEE Symposium on Security and Privacy (S&P). IEEE.[Online]. Available: https:\/\/www. computer.org\/csdl\/proceedings-article\/sp\/2025\/22360 0a023\/21B7QepK7Fm.","author":"Wang Alan","year":"2024","unstructured":"Alan Wang, Boru Chen, Yingchen Wang, Christopher Fletcher, Daniel Genkin, David Kohlbrenner, and Riccardo Paccagnella. 2024. Peek-a-Walk: Leaking Secrets via Page Walk Side Channels. In 2025 IEEE Symposium on Security and Privacy (S&P). IEEE.[Online]. Available: https:\/\/www. computer.org\/csdl\/proceedings-article\/sp\/2025\/22360 0a023\/21B7QepK7Fm."},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488831"},{"key":"e_1_3_2_1_113_1","unstructured":"Henry Wong. 2015. TLB and Pagewalk Coherence in x86 Processors. http:\/\/blog.stuffedcow.net\/2015\/08\/pagewalk-coherence\/"},{"key":"e_1_3_2_1_114_1","volume-title":"Sinclair","author":"Xia Yu","year":"2025","unstructured":"Yu Xia, Vishnu Ramadas, Matthew Poremba, and Matthew D. Sinclair. 2025. Narrowing the GAP: Enhancing gem5's GPU Memory Bandwidth Accuracy. Gem5 Workshop (2025)."},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080211"},{"key":"e_1_3_2_1_116_1","volume-title":"Computer Performance Microscopy with SHIM. ISCA","author":"Yang Xi","year":"2015","unstructured":"Xi Yang, Stephen Blackburn, and Kathryn McKinley. 2015. Computer Performance Microscopy with SHIM. ISCA (2015)."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323695"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2012.6322289"},{"key":"e_1_3_2_1_120_1","unstructured":"Xiao Zhang Sandhya Dwarkadas Girts Folkmanis and Kai Shen. 2007. Processor hardware counter statistics as a first-class system resource. In HotOS."},{"key":"e_1_3_2_1_121_1","first-page":"699","volume-title":"Proceedings of the 31st USENIX Security Symposium, Security 2022","author":"Zhao Zirui Neil","year":"2022","unstructured":"Zirui Neil Zhao, Adam Morrison, Christopher W. Fletcher, and Josep Torrellas. 2022. Binoculars: Contention-Based Side-Channel Attacks Exploiting the Page Walker. Proceedings of the 31st USENIX Security Symposium, Security 2022 (2022), 699-716."}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3779212.3790145","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3779212.3790145","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3779212.3790145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:15:00Z","timestamp":1774984500000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790145"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":121,"alternative-id":["10.1145\/3779212.3790145","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790145","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}