{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T15:30:17Z","timestamp":1773588617584,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":72,"publisher":"ACM","funder":[{"name":"Semiconductor Research Corporation","award":["JUMP 2.0"],"award-info":[{"award-number":["JUMP 2.0"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790149","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"528-545","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["C\n                    <scp>xlalloc<\/scp>\n                    : Safe and Efficient Memory Allocation for a CXL Pod"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2491-1880","authenticated-orcid":false,"given":"Newton","family":"Ni","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5128-4399","authenticated-orcid":false,"given":"Yan","family":"Sun","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Champaign, Illinois, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9598-3875","authenticated-orcid":false,"given":"Zhiting","family":"Zhu","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas, USA and NVIDIA, Santa Clara, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1391-2880","authenticated-orcid":false,"given":"Emmett","family":"Witchel","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, Texas, USA"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"d.]. Boost.Interprocess. https:\/\/www.boost.org\/doc\/libs\/1_77_0\/doc\/html\/interprocess.html. (Accessed","year":"2025","unstructured":"[n. d.]. Boost.Interprocess. https:\/\/www.boost.org\/doc\/libs\/1_77_0\/doc\/html\/interprocess.html. (Accessed: April 2025)."},{"key":"e_1_3_2_1_2_1","volume-title":"Revision 3.2. https:\/\/computeexpresslink.org\/cxl-specification\/.","year":"2025","unstructured":"[n. d.]. Compute Express Link (CXL) Specification, Revision 3.2. https:\/\/computeexpresslink.org\/cxl-specification\/. (Accessed: April 2025)."},{"key":"e_1_3_2_1_3_1","volume-title":"d.]. Memory Protection Keys. https:\/\/docs.kernel.org\/core-api\/protection-keys.html (Accessed","year":"2025","unstructured":"[n. d.]. Memory Protection Keys. https:\/\/docs.kernel.org\/core-api\/protection-keys.html (Accessed: August 2025)."},{"key":"e_1_3_2_1_4_1","volume-title":"d.]. mimalloc-bench. https:\/\/github.com\/daanx\/mimalloc-bench(Accessed","year":"2024","unstructured":"[n. d.]. mimalloc-bench. https:\/\/github.com\/daanx\/mimalloc-bench(Accessed: 2024)."},{"key":"e_1_3_2_1_5_1","volume-title":"d.]. SK hynix Presents CXL Memory Solutions Set to Power the AI Era at CXL DevCon","year":"2024","unstructured":"[n. d.]. SK hynix Presents CXL Memory Solutions Set to Power the AI Era at CXL DevCon 2024. https:\/\/news.skhynix.com\/sk-hynix-presents-ai-memory-solutions-at-cxl-devcon-2024\/. (Accessed May 2025)."},{"key":"e_1_3_2_1_6_1","volume-title":"d.]. The libpmem library. https:\/\/pmem.io\/pmdk\/libpmem. (Accessed","year":"2025","unstructured":"[n. d.]. The libpmem library. https:\/\/pmem.io\/pmdk\/libpmem. (Accessed: April 2025)"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3606557.3606563"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715988"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2407.16300"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3212734.3212753"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_12_1","volume-title":"Octopus: Scalable Low-Cost CXL Memory Pooling. https:\/\/arxiv.org\/abs\/2501.09020. accApril","author":"Berger Daniel S.","year":"2025","unstructured":"Daniel S. Berger, Yuhong Zhong, Pantea Zardoshti, Shuwei Teng, Fiodar Kazhamiaka, and Rodrigo Fonseca. 2025. Octopus: Scalable Low-Cost CXL Memory Pooling. https:\/\/arxiv.org\/abs\/2501.09020. accApril 2025."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357000"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984019"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3454129"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3381898.3397212"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124543"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3591232"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_21_1","volume-title":"Agilex  7 FPGA I-Series Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/agilex\/agi027.html. accApril","author":"Intel Corporation","year":"2025","unstructured":"Intel Corporation. [n.d.]. Agilex 7 FPGA I-Series Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/agilex\/agi027.html. accApril 2025."},{"key":"e_1_3_2_1_22_1","unstructured":"Samsung corporation. 2024. Samsung CXL Solutions \u2013 CMM-H. (2024). https:\/\/semiconductor.samsung.com\/news-events\/tech-blog\/samsung-cxl-solutions-cmm-h"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507743"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3423211.3425671"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815425"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_27_1","unstructured":"Jason Evans. 2006. A Scalable Concurrent malloc(3) Implementation for FreeBSD. (2006). https:\/\/people.freebsd.org\/ jasone\/jemalloc\/bsdcan2006\/jemalloc.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3200691.3178490"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026897"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716267"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446710"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695967"},{"key":"e_1_3_2_1_33_1","volume-title":"19th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2025","author":"Huang Yibo","year":"2025","unstructured":"Yibo Huang, Haowei Chen, Newton Ni, Yan Sun, Vijay Chidambaram, Dixin Tang, and Emmett Witchel. 2025. Tigon: A Distributed Database for a CXL Pod. In 19th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2025, Boston, MA, USA, July 7-9, 2025, Lidong Zhou and Yuanyuan Zhou (Eds.). USENIX Association, 109-128. https:\/\/www.usenix.org\/conference\/osdi25\/presentation\/huang-yibo"},{"key":"e_1_3_2_1_34_1","volume-title":"accessed","author":"Intel Corporation","year":"2024","unstructured":"Intel Corporation. accessed in 2024. Intel\u00ae Memory Latency Checker v3.10. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html."},{"key":"e_1_3_2_1_35_1","volume-title":"Hasan Al Maruf, and Rita Gupta","author":"Jain Sunita","year":"2024","unstructured":"Sunita Jain, Nagaradhesh Yeleswarapu, Hasan Al Maruf, and Rita Gupta. 2024. Memory Sharing with CXL: Hardware and Software Design Approaches. arXiv:2404.03245 (April 2024). http:\/\/arxiv.org\/abs\/2404.03245 arXiv:2404.03245 [cs]."},{"key":"e_1_3_2_1_36_1","first-page":"585","volume-title":"CXL-ANNS: Software-Hardware Collaborative Memory Disaggregation and Computation for Billion-Scale Approximate Nearest Neighbor Search. In 2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Jang Junhyeok","year":"2023","unstructured":"Junhyeok Jang, Hanjin Choi, Hanyeoreum Bae, Seungjun Lee, Miryeong Kwon, and Myoungsoo Jung. 2023. CXL-ANNS: Software-Hardware Collaborative Memory Disaggregation and Computation for Billion-Scale Approximate Nearest Neighbor Search. In 2023 USENIX Annual Technical Conference (USENIX ATC 23). USENIX Association, Boston, MA, 585-600. https:\/\/www.usenix.org\/conference\/atc23\/presentation\/jang"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00110"},{"key":"e_1_3_2_1_38_1","first-page":"185","volume-title":"12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16)","author":"Kalia Anuj","unstructured":"Anuj Kalia, Michael Kaminsky, and David G. Andersen. 2016. FaSST: Fast, Scalable and Simple Distributed Transactions with Two-Sided (RDMA, ) Datagram RPCs. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16). USENIX Association, Savannah, GA, 185-201. https:\/\/www.usenix.org\/conference\/osdi16\/technical-sessions\/presentation\/kalia"},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the 2020 USENIX Annual Technical Conference (USENIX ATC '20). USENIX Association.","author":"Keahey Kate","year":"2020","unstructured":"Kate Keahey, Jason Anderson, Zhuo Zhen, Pierre Riteau, Paul Ruth, Dan Stanzione, Mert Cevik, Jacob Colleran, Haryadi S. Gunawi, Cody Hammock, Joe Mambretti, Alexander Barnes, Fran\u00e7ois Halbach, Alex Rocha, and Joe Stubbs. 2020. Lessons Learned from the Chameleon Testbed. In Proceedings of the 2020 USENIX Annual Technical Conference (USENIX ATC '20). USENIX Association."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627535.3638491"},{"key":"e_1_3_2_1_41_1","volume-title":"SLUB: The unqueued slab allocator V6. https:\/\/lwn.net\/Articles\/229096\/","author":"Lameter Christoph","year":"2007","unstructured":"Christoph Lameter. 2007. SLUB: The unqueued slab allocator V6. https:\/\/lwn.net\/Articles\/229096\/"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-34175-6_13"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3626111.3628195"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_46_1","volume-title":"Tiered Memory Management Beyond Hotness. In 19th USENIX Symposium on Operating Systems Design and Implementation (OSDI 25)","author":"Liu Jinshu","year":"2025","unstructured":"Jinshu Liu, Hamid Hadian, Hanchen Xu, and Huaicheng Li. 2025. Tiered Memory Management Beyond Hotness. In 19th USENIX Symposium on Operating Systems Design and Implementation (OSDI 25). USENIX Association. https:\/\/www.usenix.org\/system\/files\/osdi25-liu.pdf"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3315573.3329980"},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of Machine Learning and Systems, A. Smola, A. Dimakis, and I. Stoica (Eds.)","volume":"3","author":"Maeng Kiwan","year":"2021","unstructured":"Kiwan Maeng, Shivam Bharuka, Isabel Gao, Mark Jeffrey, Vikram Saraph, Bor-Yiing Su, Caroline Trippel, Jiyan Yang, Mike Rabbat, Brandon Lucia, and Carole-Jean Wu. 2021. Understanding and Improving Failure Tolerant Training for Deep Learning Recommendation with Partial Recovery. In Proceedings of Machine Learning and Systems, A. Smola, A. Dimakis, and I. Stoica (Eds.), Vol. 3. 637-651. https:\/\/proceedings.mlsys.org\/paper_files\/paper\/2021\/file\/f0f9e98bc2e2f0abc3e315eaa0d808fc-Paper.pdf"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3629555"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.8"},{"key":"e_1_3_2_1_52_1","unstructured":"PMem.io. [n.d.]. Persistent memory development kit (PMDK). https:\/\/pmem.io\/pmdk\/"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3689773"},{"key":"e_1_3_2_1_54_1","volume-title":"nvm_malloc: Memory Allocation for NVRAM. ADMS@VLDB","author":"Schwalb David","year":"2015","unstructured":"David Schwalb, Tim Berning, Martin Faust, Markus Dreseler, and Hasso Plattner. 2015. nvm_malloc: Memory Allocation for NVRAM. ADMS@VLDB, Vol. 15 (2015), 61-72."},{"key":"e_1_3_2_1_55_1","first-page":"81","volume-title":"FUSEE: A Fully Memory-Disaggregated Key-Value Store. In 21st USENIX Conference on File and Storage Technologies (FAST 23)","author":"Shen Jiacheng","unstructured":"Jiacheng Shen, Pengfei Zuo, Xuchuan Luo, Tianyi Yang, Yuxin Su, Yangfan Zhou, and Michael R. Lyu. 2023. FUSEE: A Fully Memory-Disaggregated Key-Value Store. In 21st USENIX Conference on File and Storage Technologies (FAST 23). USENIX Association, Santa Clara, CA, 81-98. https:\/\/www.usenix.org\/conference\/fast23\/presentation\/shen"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695810"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3711999"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3593856.3595908"},{"key":"e_1_3_2_1_60_1","first-page":"785","volume-title":"FBMM: Making Memory Management Extensible With Filesystems. In 2024 USENIX Annual Technical Conference (USENIX ATC 24)","author":"Tabatabai Bijan","unstructured":"Bijan Tabatabai, James Sorenson, and Michael M. Swift. 2024. FBMM: Making Memory Management Extensible With Filesystems. In 2024 USENIX Annual Technical Conference (USENIX ATC 24). USENIX Association, Santa Clara, CA, 785-798. https:\/\/www.usenix.org\/conference\/atc24\/presentation\/tabatabai"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695968"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716244"},{"key":"e_1_3_2_1_63_1","unstructured":"Xingda Wei Haotian Wang Tianxia Wang Rong Chen Jinyu Gu Pengfei Zuo and Haibo Chen. 2023. Transactional Indexes on (RDMA or CXL-based) Disaggregated Memory with Repairable Transaction. arXiv:2308.02501 [cs.DB]"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3549528"},{"key":"e_1_3_2_1_65_1","volume-title":"Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. 2024. NOMAD: non-exclusive memory tiering via transactional page migration. In Proceedings of the 18th USENIX Conference on Operating Systems Design and Implementation (Santa Clara, CA, USA) (OSDI'24). USENIX Association, USA, Article 2, 17 pages."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3468521"},{"key":"e_1_3_2_1_67_1","first-page":"51","volume-title":"FORD: Fast One-sided RDMA-based Distributed Transactions for Disaggregated Persistent Memory. In 20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Zhang Ming","year":"2022","unstructured":"Ming Zhang, Yu Hua, Pengfei Zuo, and Lurong Liu. 2022. FORD: Fast One-sided RDMA-based Distributed Transactions for Disaggregated Persistent Memory. In 20th USENIX Conference on File and Storage Technologies (FAST 22). USENIX Association, Santa Clara, CA, 51-68. https:\/\/www.usenix.org\/conference\/fast22\/presentation\/zhang-ming"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613135"},{"key":"e_1_3_2_1_69_1","first-page":"37","volume-title":"Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel S. Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D. Hill, Mosharaf Chowdhury, and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24). USENIX Association, Santa Clara, CA, 37-56. https:\/\/www.usenix.org\/conference\/osdi24\/presentation\/zhong-yuhong"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3713082.3730393"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3698783.3699377"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.14778\/3494124.3494138"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T13:57:27Z","timestamp":1773583047000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790149"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":72,"alternative-id":["10.1145\/3779212.3790149","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790149","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}