{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T15:30:36Z","timestamp":1773588636978,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","funder":[{"name":"National Science Foundation","award":["F569084"],"award-info":[{"award-number":["F569084"]}]},{"name":"National Science Foundation","award":["2237379"],"award-info":[{"award-number":["2237379"]}]},{"name":"Jane Street Graduate Research Fellowship","award":["N\/A"],"award-info":[{"award-number":["N\/A"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790199","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"1382-1395","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Parameterized Hardware Design with Latency-Abstract Interfaces"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0983-5867","authenticated-orcid":false,"given":"Rachit","family":"Nigam","sequence":"first","affiliation":[{"name":"MIT CSAIL, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1580-807X","authenticated-orcid":false,"given":"Ethan","family":"Gabizon","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9375-6397","authenticated-orcid":false,"given":"Edmund","family":"Lam","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5218-4329","authenticated-orcid":false,"given":"Carolyn","family":"Zech","sequence":"additional","affiliation":[{"name":"MIT CSAIL, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-1373","authenticated-orcid":false,"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"UC Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0837-8924","authenticated-orcid":false,"given":"Adrian","family":"Sampson","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2022","unstructured":"AMD Inc., 2022. Xilinx LogiCORE IP Multiplier v11.2. Retrieved October 27, 2022 from https:\/\/docs.xilinx.com\/v\/u\/en-US\/mult_gen_ds255"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.21"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"Jonathan Bachrach Huy Vo Brian Richards Yunsup Lee Andrew Waterman Rimas Avi\u017eienis John Wawrzynek and Krste Asanovi\u0107. 2012. Chisel: constructing hardware in a Scala embedded language. https:\/\/doi.org\/10.1145\/2228360.2228584","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved","author":"Cadence Inc.","year":"2022","unstructured":"Cadence Inc., 2022. Jasper Gold FPV App. Retrieved October 15, 2022 from https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-gold-verification-platform\/formal-property-verification-app.html"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Luca P Carloni Kenneth L McMillan and Alberto L Sangiovanni-Vincentelli. 2001. Theory of latency-insensitive design. (2001).","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"e_1_3_2_1_7_1","volume-title":"Retrieved","author":"Authors Diplomacy","year":"2025","unstructured":"Diplomacy Authors. 2025. Diplomacy: a parameter negotiation framework for Chisel. Retrieved August 20, 2025 from https:\/\/github.com\/chipsalliance\/diplomacy"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385983"},{"key":"e_1_3_2_1_9_1","volume-title":"Doru Thom Popovici, Richard M Veras, Daniele G Spampinato, Jeremy R Johnson, Markus P\u00fcschel, James C Hoe, and Jos\u00e9 MF Moura.","author":"Franchetti Franz","year":"2018","unstructured":"Franz Franchetti, Tze Meng Low, Doru Thom Popovici, Richard M Veras, Daniele G Spampinato, Jeremy R Johnson, Markus P\u00fcschel, James C Hoe, and Jos\u00e9 MF Moura. 2018. SPIRAL: Extreme performance portability. Proc. IEEE (2018)."},{"key":"e_1_3_2_1_10_1","volume-title":"Retrieved","author":"Google Inc.","year":"2023","unstructured":"Google Inc., 2023. XLS: Accelerated Hardware Design. Retrieved November 27, 2023 fro https:\/\/google.github.io\/xls\/ m"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2601097.2601174"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925892"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.91"},{"key":"e_1_3_2_1_14_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2011","unstructured":"AMD Inc., 2011a. LogiCORE IP Divider Generator v3.0. Retrieved August 20, 2025 from https:\/\/docs.amd.com\/v\/u\/en-US\/div_gen_ds530"},{"key":"e_1_3_2_1_15_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2011","unstructured":"AMD Inc., 2011b. LogiCORE IP Fast Fourier Transform v7.1. Retrieved August 20, 2025 from https:\/\/docs.amd.com\/v\/u\/en-US\/xfft_ds260"},{"key":"e_1_3_2_1_16_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2021","unstructured":"AMD Inc., 2021a. LogiCORE IP Divider Generator v5.1. Retrieved August 20, 2025 from https:\/\/docs.amd.com\/v\/u\/en-US\/pg151-div-gen"},{"key":"e_1_3_2_1_17_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2021","unstructured":"AMD Inc., 2021b. Vivado ERROR: [Synth 8-27] Complex defparam not supported. Retrieved August 20, 2025 from https:\/\/adaptivesupport.amd.com\/s\/article\/64023?language=en_US"},{"key":"e_1_3_2_1_18_1","volume-title":"Retrieved","author":"AMD Inc.","year":"2022","unstructured":"AMD Inc., 2022. Vivado design suite user guide: designing with IP. Retrieved August 20, 2025 from https:\/\/www.xilinx.com\/support\/documents\/sw_manuals\/xilinx2022_2\/ug896-vivado-ip.pdf"},{"key":"e_1_3_2_1_19_1","unstructured":"Doulos Inc. 1996. The Verilog Golden Reference manual. (1996)."},{"key":"e_1_3_2_1_20_1","volume-title":"Retrieved","author":"Street Jane","year":"2022","unstructured":"Jane Street. 2022. HardCaml: Register Transfer Level Hardware Design in OCaml. Retrieved October 15, 2022 from https:\/\/github.com\/janestreet\/hardcaml"},{"key":"e_1_3_2_1_21_1","volume-title":"https:\/\/github.com\/JulianKemmerer\/PipelineC Retrieved","author":"Kemmerer Julian","year":"2022","unstructured":"Julian Kemmerer. 2022. PipelineC. https:\/\/github.com\/JulianKemmerer\/PipelineC Retrieved October 15, 2022 from"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","unstructured":"Derek Lockhart Gary Zibrat and Christopher Batten. 2014. PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research. https:\/\/doi.org\/10.1109\/MICRO.2014.50","DOI":"10.1109\/MICRO.2014.50"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"Cristian Mattarei Makai Mann Clark Barrett Ross G. Daly Dillon Huff and Pat Hanrahan. 2018. CoSA: Integrated Verification for Agile Hardware Design. https:\/\/doi.org\/10.23919\/FMCAD.2018.8603014","DOI":"10.23919\/FMCAD.2018.8603014"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","unstructured":"Rachit Nigam Sachille Atapattu Samuel Thomas Zhijing Li Theodore Bauer Yuwei Ye Apurva Koti Adrian Sampson and Zhiru Zhang. 2020. Predictable Accelerator Design with Time-Sensitive Affine Types. https:\/\/doi.org\/10.1145\/3385412.3385974","DOI":"10.1145\/3385412.3385974"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3591234"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459818"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Ofer Shacham Megan Wachs Andrew Danowitz Sameh Galal John Brunhaver Wajahat Qadeer Sabarish Sankaranarayanan Artem Vassiliev Stephen Richardson and Mark Horowitz. 2012. Avoiding game over: Bringing design to the next level.","DOI":"10.1145\/2228360.2228472"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2304.03079"},{"key":"e_1_3_2_1_33_1","volume-title":"Workshop Languages, Tools, and Techniques for Accelerator Design.","author":"Hirtum Lennart Van","year":"2024","unstructured":"Lennart Van Hirtum and Christian Plessl. 2024. Latency counting in the SUS language. In Workshop Languages, Tools, and Techniques for Accelerator Design."},{"key":"e_1_3_2_1_34_1","volume-title":"A practical guide for SystemVerilog assertions","author":"Vijayaraghavan Srikanth","unstructured":"Srikanth Vijayaraghavan and Meyyappan Ramanathan. 2005. A practical guide for SystemVerilog assertions. Springer Science & Business Media."},{"key":"e_1_3_2_1_35_1","volume-title":"Umang Mathur, Trevor E. Carlson, and Prateek Saxena.","author":"Yu Jason Zhijingcheng","year":"2025","unstructured":"Jason Zhijingcheng Yu, Aditya Ranjan Jha, Umang Mathur, Trevor E. Carlson, and Prateek Saxena. 2025. Anvil: A General-Purpose Timing-Safe Hardware Description Language. arXiv:2503.19447 [cs.AR] https:\/\/arxiv.org\/abs\/2503.19447"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_6"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T14:00:04Z","timestamp":1773583204000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790199"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":36,"alternative-id":["10.1145\/3779212.3790199","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790199","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}